{"id":"https://openalex.org/W2155583994","doi":"https://doi.org/10.1109/tcsi.2009.2016633","title":"Statistical Design of the 6T SRAM Bit Cell","display_name":"Statistical Design of the 6T SRAM Bit Cell","publication_year":2009,"publication_date":"2009-03-10","ids":{"openalex":"https://openalex.org/W2155583994","doi":"https://doi.org/10.1109/tcsi.2009.2016633","mag":"2155583994"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2009.2016633","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2009.2016633","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103229362","display_name":"V Mnssvkr Gupta","orcid":"https://orcid.org/0000-0001-8350-3911"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"V. Gupta","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112829693","display_name":"Mohab Anis","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Anis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5103229362"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":4.7852,"has_fulltext":false,"cited_by_count":70,"citation_normalized_percentile":{"value":0.95246709,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"57","issue":"1","first_page":"93","last_page":"104"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8730646371841431},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6678637266159058},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5991633534431458},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.5564097166061401},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.5362417697906494},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5264863967895508},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4970836937427521},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4723697304725647},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.46380355954170227},{"id":"https://openalex.org/keywords/4-bit","display_name":"4-bit","score":0.4635179936885834},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.4505388140678406},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.44579601287841797},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4211542308330536},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26720961928367615},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.25671443343162537},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18565663695335388},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1848614513874054},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.15964069962501526}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8730646371841431},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6678637266159058},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5991633534431458},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5564097166061401},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.5362417697906494},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5264863967895508},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4970836937427521},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4723697304725647},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.46380355954170227},{"id":"https://openalex.org/C194986542","wikidata":"https://www.wikidata.org/wiki/Q229932","display_name":"4-bit","level":3,"score":0.4635179936885834},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.4505388140678406},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.44579601287841797},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4211542308330536},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26720961928367615},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25671443343162537},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18565663695335388},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1848614513874054},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.15964069962501526},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2009.2016633","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2009.2016633","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7400000095367432,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W650207644","https://openalex.org/W1505220924","https://openalex.org/W1559728301","https://openalex.org/W1589130434","https://openalex.org/W1661368752","https://openalex.org/W1667165204","https://openalex.org/W1759929813","https://openalex.org/W1973137995","https://openalex.org/W1974906265","https://openalex.org/W1977237480","https://openalex.org/W1986098720","https://openalex.org/W1989884228","https://openalex.org/W1996002081","https://openalex.org/W2002612140","https://openalex.org/W2010372967","https://openalex.org/W2052957622","https://openalex.org/W2059147047","https://openalex.org/W2059193309","https://openalex.org/W2075966063","https://openalex.org/W2089731760","https://openalex.org/W2094612467","https://openalex.org/W2099911327","https://openalex.org/W2101328080","https://openalex.org/W2117076170","https://openalex.org/W2130785523","https://openalex.org/W2132621842","https://openalex.org/W2137037970","https://openalex.org/W2139045844","https://openalex.org/W2142726556","https://openalex.org/W2151614652","https://openalex.org/W2155731457","https://openalex.org/W2156936160","https://openalex.org/W2161934647","https://openalex.org/W2163165699","https://openalex.org/W2168101540","https://openalex.org/W2280913434","https://openalex.org/W3103339143","https://openalex.org/W3136837693","https://openalex.org/W4210341450","https://openalex.org/W4231296481","https://openalex.org/W4252078645","https://openalex.org/W6665089970","https://openalex.org/W6681499266"],"related_works":["https://openalex.org/W2112776829","https://openalex.org/W1504951709","https://openalex.org/W4323831463","https://openalex.org/W3202758229","https://openalex.org/W2372710105","https://openalex.org/W2241423040","https://openalex.org/W1980330327","https://openalex.org/W1977542706","https://openalex.org/W2153209285","https://openalex.org/W2138328811"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,18,56,76],"method":[4,33],"for":[5,26],"the":[6,10,35,40,45,53,64,69,81],"statistical":[7],"design":[8,24,37,79],"of":[9,44],"static-random-access-memory":[11],"bit":[12],"cell":[13],"is":[14,84],"proposed":[15],"to":[16,52,66,74],"ensure":[17],"high":[19],"memory":[20],"yield":[21],"while":[22],"meeting":[23],"specifications":[25],"performance,":[27],"stability,":[28],"area,":[29],"and":[30,42,59],"leakage.":[31],"The":[32],"generates":[34],"nominal":[36],"parameters,":[38],"i.e.,":[39],"widths":[41],"lengths":[43],"bit-cell":[46,71],"transistors,":[47],"which":[48],"provide":[49],"maximum":[50],"immunity":[51],"variations":[54],"in":[55,80],"transistor's":[57],"dimensions":[58],"intrinsic":[60],"threshold-voltage":[61],"fluctuations.":[62],"Moreover,":[63],"need":[65],"deviate":[67],"from":[68],"conventional":[70],"sizing":[72],"strategy":[73],"obtain":[75],"high-yield":[77],"low-leakage":[78],"nanometer":[82],"regime":[83],"demonstrated.":[85]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":5},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":10},{"year":2015,"cited_by_count":10},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":7}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}