{"id":"https://openalex.org/W2140444934","doi":"https://doi.org/10.1109/tcsi.2008.928527","title":"Skewed Repeater Bus: A Low-Power Scheme for On-Chip Buses","display_name":"Skewed Repeater Bus: A Low-Power Scheme for On-Chip Buses","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2140444934","doi":"https://doi.org/10.1109/tcsi.2008.928527","mag":"2140444934"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2008.928527","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2008.928527","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056157768","display_name":"Maged Ghoneima","orcid":"https://orcid.org/0000-0002-7911-5235"},"institutions":[{"id":"https://openalex.org/I1304085615","display_name":"Nvidia (United Kingdom)","ror":"https://ror.org/02kr42612","country_code":"GB","type":"company","lineage":["https://openalex.org/I1304085615","https://openalex.org/I4210127875"]},{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["GB","US"],"is_corresponding":true,"raw_author_name":"Maged M. Ghoneima","raw_affiliation_strings":["NVIDIA Corporation, Santa Clara, CA, USA","Nvidia Corporation, Santa Clara, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"NVIDIA Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]},{"raw_affiliation_string":"Nvidia Corporation, Santa Clara, CA#TAB#","institution_ids":["https://openalex.org/I1304085615"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036997390","display_name":"Muhammad Khellah","orcid":"https://orcid.org/0000-0001-9651-5639"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Muhammad M. Khellah","raw_affiliation_strings":["Research Laboratory, Intel Corporation, Hillsboro, OR, USA","[Research Laboratory, Intel Corporation, Hillsboro, OR, USA]"],"affiliations":[{"raw_affiliation_string":"Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Research Laboratory, Intel Corporation, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067753561","display_name":"James Tschanz","orcid":"https://orcid.org/0000-0003-0317-4332"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Tschanz","raw_affiliation_strings":["Research Laboratory, Intel Corporation, Hillsboro, OR, USA","[Research Laboratory, Intel Corporation, Hillsboro, OR, USA]"],"affiliations":[{"raw_affiliation_string":"Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Research Laboratory, Intel Corporation, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057969679","display_name":"Yibin Ye","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yibin Ye","raw_affiliation_strings":["Research Laboratory, Intel Corporation, Hillsboro, OR, USA","[Research Laboratory, Intel Corporation, Hillsboro, OR, USA]"],"affiliations":[{"raw_affiliation_string":"Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Research Laboratory, Intel Corporation, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034919212","display_name":"Nasser Kurd","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nasser Kurd","raw_affiliation_strings":["Digital Enterprise Microprocessor Circuit Technology Group, Intel Corporation, Hillsboro, OR, USA","[Digital Enterprise Microprocessor Circuit Technology Group, Intel Corporation, Hillsboro, OR, USA]"],"affiliations":[{"raw_affiliation_string":"Digital Enterprise Microprocessor Circuit Technology Group, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Digital Enterprise Microprocessor Circuit Technology Group, Intel Corporation, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023471391","display_name":"J.S. Barkatullah","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]},{"id":"https://openalex.org/I1304085615","display_name":"Nvidia (United Kingdom)","ror":"https://ror.org/02kr42612","country_code":"GB","type":"company","lineage":["https://openalex.org/I1304085615","https://openalex.org/I4210127875"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Javed S. Barkatullah","raw_affiliation_strings":["NVIDIA Corporation, Santa Clara, CA, USA","[Nvidia Corporation, Santa Clara, CA, USA]"],"affiliations":[{"raw_affiliation_string":"NVIDIA Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]},{"raw_affiliation_string":"[Nvidia Corporation, Santa Clara, CA, USA]","institution_ids":["https://openalex.org/I1304085615"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015361807","display_name":"Srikanth Nimmagadda","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srikanth Nimmagadda","raw_affiliation_strings":["Digital Enterprise Microprocessor Circuit Technology Group, Intel Corporation, Hillsboro, OR, USA","[Digital Enterprise Microprocessor Circuit Technology Group, Intel Corporation, Hillsboro, OR, USA]"],"affiliations":[{"raw_affiliation_string":"Digital Enterprise Microprocessor Circuit Technology Group, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Digital Enterprise Microprocessor Circuit Technology Group, Intel Corporation, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084980840","display_name":"Yehea Ismail","orcid":"https://orcid.org/0000-0003-3956-7533"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yehea Ismail","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, USA","Department of Electrical Engineering and Computer Science, Northwestern University , Evanston, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Northwestern University , Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek K. De","raw_affiliation_strings":["Research Laboratory, Intel Corporation, Hillsboro, OR, USA","[Research Laboratory, Intel Corporation, Hillsboro, OR, USA]"],"affiliations":[{"raw_affiliation_string":"Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Research Laboratory, Intel Corporation, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5056157768"],"corresponding_institution_ids":["https://openalex.org/I1304085615","https://openalex.org/I4210127875"],"apc_list":null,"apc_paid":null,"fwci":1.9976,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.87165566,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"55","issue":"7","first_page":"1904","last_page":"1910"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.7641868591308594},{"id":"https://openalex.org/keywords/local-bus","display_name":"Local bus","score":0.7001653909683228},{"id":"https://openalex.org/keywords/control-bus","display_name":"Control bus","score":0.6762765049934387},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6477980017662048},{"id":"https://openalex.org/keywords/repeater","display_name":"Repeater (horology)","score":0.6445686221122742},{"id":"https://openalex.org/keywords/back-side-bus","display_name":"Back-side bus","score":0.6312087774276733},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6038380861282349},{"id":"https://openalex.org/keywords/address-bus","display_name":"Address bus","score":0.5957883596420288},{"id":"https://openalex.org/keywords/slack-bus","display_name":"Slack bus","score":0.5649096965789795},{"id":"https://openalex.org/keywords/bus-network","display_name":"Bus network","score":0.5534895062446594},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.532342255115509},{"id":"https://openalex.org/keywords/bus","display_name":"Bus","score":0.5317519903182983},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49088412523269653},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4669184684753418},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4477260410785675},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4469633102416992},{"id":"https://openalex.org/keywords/iebus","display_name":"IEBus","score":0.43200045824050903},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.4279812276363373},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42685604095458984},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3468923270702362},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3373476266860962},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.2527868151664734},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24551069736480713},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.24443131685256958},{"id":"https://openalex.org/keywords/coupling","display_name":"Coupling (piping)","score":0.24326705932617188},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1327851116657257},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.12755906581878662},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1080864667892456},{"id":"https://openalex.org/keywords/ac-power","display_name":"AC power","score":0.08549025654792786},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07506510615348816},{"id":"https://openalex.org/keywords/power-flow-study","display_name":"Power-flow study","score":0.062337785959243774}],"concepts":[{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.7641868591308594},{"id":"https://openalex.org/C202015219","wikidata":"https://www.wikidata.org/wiki/Q6664300","display_name":"Local bus","level":4,"score":0.7001653909683228},{"id":"https://openalex.org/C203315745","wikidata":"https://www.wikidata.org/wiki/Q2235486","display_name":"Control bus","level":3,"score":0.6762765049934387},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6477980017662048},{"id":"https://openalex.org/C195545963","wikidata":"https://www.wikidata.org/wiki/Q1469803","display_name":"Repeater (horology)","level":3,"score":0.6445686221122742},{"id":"https://openalex.org/C121013533","wikidata":"https://www.wikidata.org/wiki/Q742323","display_name":"Back-side bus","level":5,"score":0.6312087774276733},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6038380861282349},{"id":"https://openalex.org/C54714250","wikidata":"https://www.wikidata.org/wiki/Q178048","display_name":"Address bus","level":3,"score":0.5957883596420288},{"id":"https://openalex.org/C115314053","wikidata":"https://www.wikidata.org/wiki/Q7538399","display_name":"Slack bus","level":5,"score":0.5649096965789795},{"id":"https://openalex.org/C54609922","wikidata":"https://www.wikidata.org/wiki/Q748329","display_name":"Bus network","level":4,"score":0.5534895062446594},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.532342255115509},{"id":"https://openalex.org/C90690999","wikidata":"https://www.wikidata.org/wiki/Q178048","display_name":"Bus","level":5,"score":0.5317519903182983},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49088412523269653},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4669184684753418},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4477260410785675},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4469633102416992},{"id":"https://openalex.org/C92046121","wikidata":"https://www.wikidata.org/wiki/Q17007753","display_name":"IEBus","level":5,"score":0.43200045824050903},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.4279812276363373},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42685604095458984},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3468923270702362},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3373476266860962},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.2527868151664734},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24551069736480713},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.24443131685256958},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.24326705932617188},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1327851116657257},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.12755906581878662},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1080864667892456},{"id":"https://openalex.org/C108755667","wikidata":"https://www.wikidata.org/wiki/Q1930258","display_name":"AC power","level":3,"score":0.08549025654792786},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07506510615348816},{"id":"https://openalex.org/C181361822","wikidata":"https://www.wikidata.org/wiki/Q556030","display_name":"Power-flow study","level":4,"score":0.062337785959243774},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2008.928527","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2008.928527","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1526219140","https://openalex.org/W1567212824","https://openalex.org/W2043630110","https://openalex.org/W2099190567","https://openalex.org/W2113222277","https://openalex.org/W2120062652","https://openalex.org/W2122601433","https://openalex.org/W2138034360","https://openalex.org/W2139181536","https://openalex.org/W2146414359","https://openalex.org/W2162891036","https://openalex.org/W2169049905","https://openalex.org/W2171410364","https://openalex.org/W4229741927","https://openalex.org/W4240722455","https://openalex.org/W4251729420"],"related_works":["https://openalex.org/W2387146226","https://openalex.org/W4244800129","https://openalex.org/W4255235451","https://openalex.org/W2579119757","https://openalex.org/W2404980846","https://openalex.org/W70103254","https://openalex.org/W2065114797","https://openalex.org/W2352926601","https://openalex.org/W2140444934","https://openalex.org/W2351735267"],"abstract_inverted_index":{"This":[0],"paper":[1],"purposes":[2],"a":[3,20,75],"bus":[4,9,26,49,54,63],"architecture":[5],"called":[6],"skewed":[7],"repeater":[8],"(SRB)":[10],"for":[11,84],"reducing":[12],"on-chip":[13],"interconnect":[14],"energy":[15,64],"in":[16,58],"microprocessors.":[17],"By":[18],"introducing":[19],"dynamic":[21],"relative":[22],"delay":[23],"between":[24,36],"neighboring":[25],"lines,":[27],"SRB":[28,39,71],"reduces":[29],"both":[30],"average":[31],"and":[32,51,81,86],"worst-case":[33],"coupling":[34],"capacitance":[35],"those":[37],"lines.":[38],"is":[40,68,72],"compared":[41],"to":[42,74],"previously":[43],"published":[44],"techniques":[45],"like":[46],"delayed":[47,52],"data":[48],"(DDB)":[50],"clock":[53],"(DCB).":[55],"Simulation":[56],"results":[57],"65-nm":[59],"process":[60],"show":[61],"that":[62],"reduction":[65],"of":[66],"18%":[67],"achieved":[69],"when":[70],"applied":[73],"real":[76],"microprocessor":[77],"example,":[78],"versus":[79],"11%":[80],"7%":[82],"only":[83],"DDB":[85],"DCB,":[87],"respectively.":[88]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}