{"id":"https://openalex.org/W2150783292","doi":"https://doi.org/10.1109/tcsi.2008.2010109","title":"A Digital PLL With a Stochastic Time-to-Digital Converter","display_name":"A Digital PLL With a Stochastic Time-to-Digital Converter","publication_year":2008,"publication_date":"2008-12-08","ids":{"openalex":"https://openalex.org/W2150783292","doi":"https://doi.org/10.1109/tcsi.2008.2010109","mag":"2150783292"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2008.2010109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2008.2010109","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027773238","display_name":"V. Kratyuk","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Kratyuk","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086888499","display_name":"Pavan Kumar Hanumolu","orcid":"https://orcid.org/0000-0002-3456-2082"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P.K. Hanumolu","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065855178","display_name":"Kerem Ok","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Ok","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005450048","display_name":"Un-Ku Moon","orcid":"https://orcid.org/0000-0003-1948-057X"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Un-Ku Moon","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087380835","display_name":"Kartikeya Mayaram","orcid":"https://orcid.org/0000-0003-0383-7589"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Mayaram","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":9.1586,"has_fulltext":false,"cited_by_count":107,"citation_normalized_percentile":{"value":0.9820947,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":100},"biblio":{"volume":"56","issue":"8","first_page":"1612","last_page":"1621"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dpll-algorithm","display_name":"DPLL algorithm","score":0.9191036224365234},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.880166232585907},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8126782178878784},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.7209864258766174},{"id":"https://openalex.org/keywords/dither","display_name":"Dither","score":0.6584166288375854},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5795767903327942},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5645613074302673},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5222293138504028},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4653964936733246},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.4318123161792755},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.4314800798892975},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.40785589814186096},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2314501702785492},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.126112163066864}],"concepts":[{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.9191036224365234},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.880166232585907},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8126782178878784},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.7209864258766174},{"id":"https://openalex.org/C70451592","wikidata":"https://www.wikidata.org/wiki/Q376493","display_name":"Dither","level":3,"score":0.6584166288375854},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5795767903327942},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5645613074302673},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5222293138504028},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4653964936733246},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.4318123161792755},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.4314800798892975},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.40785589814186096},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2314501702785492},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.126112163066864},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2008.2010109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2008.2010109","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7900000214576721,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332195","display_name":"Samsung","ror":"https://ror.org/04w3jy968"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1552193912","https://openalex.org/W1558242838","https://openalex.org/W1923769013","https://openalex.org/W1979300272","https://openalex.org/W2062678752","https://openalex.org/W2062952706","https://openalex.org/W2084208742","https://openalex.org/W2111146745","https://openalex.org/W2117966934","https://openalex.org/W2119220251","https://openalex.org/W2124747493","https://openalex.org/W2127383597","https://openalex.org/W2151396575","https://openalex.org/W2163268258","https://openalex.org/W2164582257","https://openalex.org/W2166268103","https://openalex.org/W2172061240","https://openalex.org/W2939226621"],"related_works":["https://openalex.org/W1487557653","https://openalex.org/W2103754166","https://openalex.org/W2376275105","https://openalex.org/W2058003010","https://openalex.org/W2899351227","https://openalex.org/W4311222988","https://openalex.org/W2049104631","https://openalex.org/W2350523680","https://openalex.org/W2036880312","https://openalex.org/W2414070559"],"abstract_inverted_index":{"A":[0,49],"new":[1],"dual-loop":[2],"digital":[3],"phase-locked":[4],"loop":[5],"(DPLL)":[6],"architecture":[7],"is":[8],"presented.":[9],"It":[10],"employs":[11],"a":[12,18,41,58,63,69],"stochastic":[13,38],"time-to-digital":[14],"converter":[15],"(STDC)":[16],"and":[17,27,68,73],"high-frequency":[19],"delta-sigma":[20],"dithering":[21],"to":[22,45],"achieve":[23,46],"wide":[24],"PLL":[25],"bandwidth":[26],"low":[28],"jitter":[29],"at":[30,82],"the":[31,37],"same":[32],"time.":[33],"The":[34],"STDC":[35],"exploits":[36],"properties":[39],"of":[40,43],"set":[42],"latches":[44],"high":[47],"resolution.":[48],"prototype":[50],"DPLL":[51],"test":[52],"chip":[53],"has":[54],"been":[55],"fabricated":[56],"in":[57],"0.13-mum":[59],"CMOS":[60],"process,":[61],"features":[62],"0.7-1.7-GHz":[64],"oscillator":[65],"tuning":[66],"range":[67],"6.9-ps":[70],"rms":[71],"jitter,":[72],"consumes":[74],"17":[75],"mW":[76],"under":[77],"1.2-V":[78],"supply":[79],"while":[80],"operating":[81],"1.2":[83],"GHz.":[84]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":14},{"year":2012,"cited_by_count":8}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}