{"id":"https://openalex.org/W2157555699","doi":"https://doi.org/10.1109/tcsi.2008.2001367","title":"ULPFA: A New Efficient Design of a Power-Aware Full Adder","display_name":"ULPFA: A New Efficient Design of a Power-Aware Full Adder","publication_year":2009,"publication_date":"2009-03-09","ids":{"openalex":"https://openalex.org/W2157555699","doi":"https://doi.org/10.1109/tcsi.2008.2001367","mag":"2157555699"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2008.2001367","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2008.2001367","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007864298","display_name":"Ilham Hassoune","orcid":null},"institutions":[{"id":"https://openalex.org/I95674353","display_name":"UCLouvain","ror":"https://ror.org/02495e989","country_code":"BE","type":"education","lineage":["https://openalex.org/I95674353"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Ilham Hassoune","raw_affiliation_strings":["Microelectronic Laboratory, Universit\u00e9 Catholique de Louvain, Louvain-la-Neuve, Belgium"],"affiliations":[{"raw_affiliation_string":"Microelectronic Laboratory, Universit\u00e9 Catholique de Louvain, Louvain-la-Neuve, Belgium","institution_ids":["https://openalex.org/I95674353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064026729","display_name":"Denis Flandre","orcid":"https://orcid.org/0000-0001-5298-5196"},"institutions":[{"id":"https://openalex.org/I95674353","display_name":"UCLouvain","ror":"https://ror.org/02495e989","country_code":"BE","type":"education","lineage":["https://openalex.org/I95674353"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Denis Flandre","raw_affiliation_strings":["Microelectronics Laboratory, Universit\u00e9 Catholique de Louvain, Louvain-la-Neuve, Belgium"],"affiliations":[{"raw_affiliation_string":"Microelectronics Laboratory, Universit\u00e9 Catholique de Louvain, Louvain-la-Neuve, Belgium","institution_ids":["https://openalex.org/I95674353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057554410","display_name":"Ian O\u2019Connor","orcid":"https://orcid.org/0000-0002-6238-9600"},"institutions":[{"id":"https://openalex.org/I112936343","display_name":"\u00c9cole Centrale de Lyon","ror":"https://ror.org/05s6rge65","country_code":"FR","type":"education","lineage":["https://openalex.org/I112936343","https://openalex.org/I203339264"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Ian O'Connor","raw_affiliation_strings":["Department of Electronic, Electrical and Control Engineering, Ecole Centrale de Lyon Limited, Ecully, France"],"affiliations":[{"raw_affiliation_string":"Department of Electronic, Electrical and Control Engineering, Ecole Centrale de Lyon Limited, Ecully, France","institution_ids":["https://openalex.org/I112936343"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070230046","display_name":"Jean-Didier Legat","orcid":"https://orcid.org/0000-0001-7147-5124"},"institutions":[{"id":"https://openalex.org/I95674353","display_name":"UCLouvain","ror":"https://ror.org/02495e989","country_code":"BE","type":"education","lineage":["https://openalex.org/I95674353"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Jean-Didier Legat","raw_affiliation_strings":["Microelectronics Laboratory, Universit\u00e9 Catholique de Louvain, Louvain-la-Neuve, Belgium"],"affiliations":[{"raw_affiliation_string":"Microelectronics Laboratory, Universit\u00e9 Catholique de Louvain, Louvain-la-Neuve, Belgium","institution_ids":["https://openalex.org/I95674353"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5007864298"],"corresponding_institution_ids":["https://openalex.org/I95674353"],"apc_list":null,"apc_paid":null,"fwci":2.1286,"has_fulltext":false,"cited_by_count":140,"citation_normalized_percentile":{"value":0.88291291,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":98,"max":100},"biblio":{"volume":"57","issue":"8","first_page":"2066","last_page":"2074"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9630265235900879},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.7609472274780273},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.7200573086738586},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6461726427078247},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6372631788253784},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6071898937225342},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.5625752806663513},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5505830645561218},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5153207182884216},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4877780079841614},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.47620758414268494},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.43534982204437256},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3729192614555359},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2828943133354187},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.25703758001327515},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2241627275943756},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14257335662841797}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9630265235900879},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.7609472274780273},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.7200573086738586},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6461726427078247},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6372631788253784},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6071898937225342},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.5625752806663513},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5505830645561218},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5153207182884216},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4877780079841614},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.47620758414268494},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.43534982204437256},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3729192614555359},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2828943133354187},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.25703758001327515},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2241627275943756},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14257335662841797}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2008.2001367","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2008.2001367","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:dial.uclouvain.be:boreal:35012","is_oa":false,"landing_page_url":"http://hdl.handle.net/2078.1/35012","pdf_url":null,"source":{"id":"https://openalex.org/S4306401902","display_name":"Digital Access to Libraries (Universit\u00e9 catholique de Louvain (UCL), l'Universit\u00e9 de Namur (UNamur) and the Universit\u00e9 Saint-Louis (USL-B))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I95674353","host_organization_name":"UCLouvain","host_organization_lineage":["https://openalex.org/I95674353"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Circuits and Systems Part 1: Regular Papers, Vol. 57, no. 8, p. 2066-2074 (2010)","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W193979539","https://openalex.org/W206982311","https://openalex.org/W275470402","https://openalex.org/W1652802933","https://openalex.org/W1742533943","https://openalex.org/W1777859352","https://openalex.org/W1789158442","https://openalex.org/W1882747427","https://openalex.org/W1965727142","https://openalex.org/W1987471577","https://openalex.org/W2110134128","https://openalex.org/W2124278579","https://openalex.org/W2140863609","https://openalex.org/W2141849037","https://openalex.org/W2149388520","https://openalex.org/W2157135640","https://openalex.org/W2159229333","https://openalex.org/W2165523058","https://openalex.org/W2168350974","https://openalex.org/W2489986194","https://openalex.org/W6637021039","https://openalex.org/W6638477414","https://openalex.org/W6639425734"],"related_works":["https://openalex.org/W2336540700","https://openalex.org/W2142391099","https://openalex.org/W2559769120","https://openalex.org/W2777618078","https://openalex.org/W2289213137","https://openalex.org/W2902180427","https://openalex.org/W2186469553","https://openalex.org/W2997250644","https://openalex.org/W2339546864","https://openalex.org/W1913026194"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,23],"first":[4],"propose":[5],"a":[6,10,90,96,185],"new":[7],"structure":[8],"of":[9,33,50,99,132,177,187],"hybrid":[11],"full":[12,57,66,151,172],"adder,":[13],"namely,":[14,54],"the":[15,34,51,55,64,140,154,166,170],"branch-based":[16,27],"logic":[17,28,77,83,87],"and":[18,29,68,74,84,107,145,157,169,180],"pass-transistor":[19,30],"(BBL-PT)":[20],"cell,":[21],"which":[22],"implemented":[24],"by":[25,182],"combining":[26],"logic.":[31],"Evolution":[32],"proposed":[35],"cell":[36,45],"from":[37,153],"its":[38,69],"original":[39],"version":[40,160],"to":[41,124],"an":[42,133],"ultralow-power":[43],"(ULP)":[44],"is":[46,142],"described.":[47],"Quantitative":[48],"comparisons":[49,146],"optimized":[52],"version,":[53],"ULP":[56],"adder":[58,67,137],"(ULPFA),":[59],"are":[60,112],"carried":[61],"out":[62],"versus":[63],"BBL-PT":[65],"counterparts":[70],"in":[71,89,175],"two":[72],"well-known":[73],"commonly":[75],"used":[76],"styles,":[78],"i.e.,":[79],"conventional":[80],"static":[81,108,167],"CMOS":[82,94,168],"complementary":[85],"pass":[86],"(CPL),":[88],"0.13-\u03bcm":[91],"PD":[92],"SOI":[93],"with":[95],"supply":[97],"voltage":[98],"1.2":[100],"V,":[101],"demonstrating":[102],"power":[103,109,178],"delay":[104],"product":[105],"(PDP)":[106],"performance":[110],"that":[111,162],"more":[113],"than":[114,118],"four":[115],"times":[116],"better":[117],"CPL":[119,171],"design.":[120],"This":[121],"could":[122],"lead":[123],"tremendous":[125],"benefit":[126],"for":[127],"multiplier":[128],"application.":[129],"The":[130],"implementation":[131],"8-bit":[134],"ripple":[135],"carry":[136],"based":[138,149],"on":[139,150],"ULPFA":[141,159],"finally":[143],"described,":[144],"between":[147],"adders":[148,152],"prior":[155],"art":[156],"our":[158,163],"demonstrate":[161],"development":[164],"outperforms":[165],"adders,":[173],"particularly":[174],"terms":[176],"consumption":[179],"PDP":[181],"at":[183],"least":[184],"factor":[186],"two.":[188]},"counts_by_year":[{"year":2025,"cited_by_count":12},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":9},{"year":2022,"cited_by_count":17},{"year":2021,"cited_by_count":18},{"year":2020,"cited_by_count":10},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":9},{"year":2014,"cited_by_count":11},{"year":2013,"cited_by_count":13},{"year":2012,"cited_by_count":5}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}