{"id":"https://openalex.org/W2103531278","doi":"https://doi.org/10.1109/tce.2010.5681173","title":"A memory interleaving and interlacing architecture for deblocking filter in H.264/AVC","display_name":"A memory interleaving and interlacing architecture for deblocking filter in H.264/AVC","publication_year":2010,"publication_date":"2010-11-01","ids":{"openalex":"https://openalex.org/W2103531278","doi":"https://doi.org/10.1109/tce.2010.5681173","mag":"2103531278"},"language":"en","primary_location":{"id":"doi:10.1109/tce.2010.5681173","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tce.2010.5681173","pdf_url":null,"source":{"id":"https://openalex.org/S126824455","display_name":"IEEE Transactions on Consumer Electronics","issn_l":"0098-3063","issn":["0098-3063","1558-4127"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Consumer Electronics","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008507157","display_name":"Yeong-Kang Lai","orcid":"https://orcid.org/0000-0002-5465-7935"},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yeong-Kang Lai","raw_affiliation_strings":["Department of the Electrical Engineering, National Chung Hsing University, Taichung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of the Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059379666","display_name":"Lien-Fei Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Lien-Fei Chen","raw_affiliation_strings":["Department of the Electrical Engineering, National Chung Hsing University, Taichung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of the Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110197187","display_name":"Wei-Che Chiou","orcid":null},"institutions":[{"id":"https://openalex.org/I4210086231","display_name":"Global Unichip (Taiwan)","ror":"https://ror.org/00005jn19","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210086231"]},{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Che Chiou","raw_affiliation_strings":["Department of the Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","Global Unichip Corporation, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of the Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]},{"raw_affiliation_string":"Global Unichip Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210086231"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5008507157"],"corresponding_institution_ids":["https://openalex.org/I162838928"],"apc_list":null,"apc_paid":null,"fwci":1.3485,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.81143821,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"56","issue":"4","first_page":"2812","last_page":"2818"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11165","display_name":"Image and Video Quality Assessment","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12720","display_name":"Multimedia Communication and Technology","score":0.987500011920929,"subfield":{"id":"https://openalex.org/subfields/3312","display_name":"Sociology and Political Science"},"field":{"id":"https://openalex.org/fields/33","display_name":"Social Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7797238826751709},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.7576098442077637},{"id":"https://openalex.org/keywords/interlacing","display_name":"Interlacing","score":0.7492536902427673},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.6334505677223206},{"id":"https://openalex.org/keywords/deblocking-filter","display_name":"Deblocking filter","score":0.5633816719055176},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5596562623977661},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5046287775039673},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5027759075164795},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.45073121786117554},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.44637545943260193},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4436832666397095},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3967936038970947},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.31970643997192383},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.30614691972732544},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08442771434783936},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08255976438522339}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7797238826751709},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.7576098442077637},{"id":"https://openalex.org/C95439218","wikidata":"https://www.wikidata.org/wiki/Q1666173","display_name":"Interlacing","level":2,"score":0.7492536902427673},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.6334505677223206},{"id":"https://openalex.org/C143184774","wikidata":"https://www.wikidata.org/wiki/Q3020846","display_name":"Deblocking filter","level":2,"score":0.5633816719055176},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5596562623977661},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5046287775039673},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5027759075164795},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.45073121786117554},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.44637545943260193},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4436832666397095},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3967936038970947},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.31970643997192383},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.30614691972732544},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08442771434783936},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08255976438522339},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tce.2010.5681173","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tce.2010.5681173","pdf_url":null,"source":{"id":"https://openalex.org/S126824455","display_name":"IEEE Transactions on Consumer Electronics","issn_l":"0098-3063","issn":["0098-3063","1558-4127"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Consumer Electronics","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W2048614940","https://openalex.org/W2096801263","https://openalex.org/W2097979201","https://openalex.org/W2103300982","https://openalex.org/W2106219841","https://openalex.org/W2113938906","https://openalex.org/W2122086266","https://openalex.org/W2125117597","https://openalex.org/W2125699688","https://openalex.org/W2128230015","https://openalex.org/W2134927288","https://openalex.org/W2135495500","https://openalex.org/W2137624371","https://openalex.org/W2140199336","https://openalex.org/W2144348352","https://openalex.org/W2150886171","https://openalex.org/W2154394554","https://openalex.org/W2155233598","https://openalex.org/W2158793011","https://openalex.org/W2168463153","https://openalex.org/W6678473783","https://openalex.org/W6678630793","https://openalex.org/W6680628029"],"related_works":["https://openalex.org/W3093911585","https://openalex.org/W2044064773","https://openalex.org/W1575240748","https://openalex.org/W2047684617","https://openalex.org/W2766165550","https://openalex.org/W3215043440","https://openalex.org/W1975698617","https://openalex.org/W1837030695","https://openalex.org/W2155643858","https://openalex.org/W3025845664"],"abstract_inverted_index":{"In":[0,64],"this":[1,62],"paper,":[2],"a":[3,145],"memory":[4,29,41,73,82,106,114,127,130,150,160],"interleaving":[5,74,128],"and":[6,19,38,83,90,104,116,133,156],"interlacing":[7,107,131],"VLSI":[8],"architecture":[9,142],"for":[10,58,100],"deblocking":[11,45,59],"filter":[12,60],"in":[13,61,79,87],"H.264/AVC":[14],"is":[15],"proposed.":[16],"Many":[17],"literatures":[18],"the":[20,23,28,32,35,39,44,55,68,72,80,85,97,105,111,119,137,148,154,158],"results":[21],"of":[22,43,54,136,147],"chip":[24],"implementation":[25],"show":[26],"that":[27],"organization":[30],"dominates":[31],"hardware":[33],"cost,":[34],"throughput":[36,155],"rate,":[37],"external":[40],"bandwidth":[42],"filter.":[46],"Hence,":[47],"we":[48,70],"also":[49,95],"discuss":[50],"three":[51],"different":[52],"levels":[53],"data-reuse":[56,122],"scheme":[57],"paper.":[63],"order":[65,103],"to":[66,76,109,117,125,152],"increase":[67],"throughput,":[69],"propose":[71],"techniques":[75],"arrange":[77],"data":[78,86],"on-chip":[81,113],"access":[84],"both":[88],"horizontal":[89],"vertical":[91],"filters":[92],"efficiently.":[93],"We":[94],"utilize":[96],"hybrid":[98,134],"schedule":[99,135],"2-D":[101,138],"processing":[102],"configuration":[108,132],"reduce":[110,157],"total":[112],"size":[115,151],"accomplish":[118],"Level":[120],"B":[121],"scheme.":[123],"According":[124],"proposed":[126],"organization,":[129],"process":[139],"order,":[140],"our":[141],"only":[143],"utilizes":[144],"half":[146],"traditional":[149],"boost":[153],"bus":[159],"bandwidth.":[161]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}