{"id":"https://openalex.org/W2090332990","doi":"https://doi.org/10.1109/tce.2007.4429268","title":"An MDDI-Host Architecture with Low Complexity for SoC Platforms","display_name":"An MDDI-Host Architecture with Low Complexity for SoC Platforms","publication_year":2007,"publication_date":"2007-11-01","ids":{"openalex":"https://openalex.org/W2090332990","doi":"https://doi.org/10.1109/tce.2007.4429268","mag":"2090332990"},"language":"en","primary_location":{"id":"doi:10.1109/tce.2007.4429268","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tce.2007.4429268","pdf_url":null,"source":{"id":"https://openalex.org/S126824455","display_name":"IEEE Transactions on Consumer Electronics","issn_l":"0098-3063","issn":["0098-3063","1558-4127"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Consumer Electronics","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014896776","display_name":"Jeongwoo Park","orcid":"https://orcid.org/0009-0006-7659-6340"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jeongwoo Park","raw_affiliation_strings":["Department of Electronics Engineering, Korea University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100777176","display_name":"Kwangjae Lee","orcid":"https://orcid.org/0000-0003-2832-6347"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kwangjae Lee","raw_affiliation_strings":["Department of Electronics Engineering, Korea University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101527104","display_name":"Jeong Hun Kim","orcid":"https://orcid.org/0000-0002-5984-1571"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jeonghun Kim","raw_affiliation_strings":["Department of Electronics Engineering, Korea University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046877168","display_name":"Kwang\u2010Hyun Baek","orcid":"https://orcid.org/0000-0002-0046-3211"},"institutions":[{"id":"https://openalex.org/I67900169","display_name":"Chung-Ang University","ror":"https://ror.org/01r024a98","country_code":"KR","type":"education","lineage":["https://openalex.org/I67900169"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kwang-hyun Baek","raw_affiliation_strings":["School of Electrical and Electronics Engineering, Chung-Ang University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronics Engineering, Chung-Ang University, Seoul, South Korea","institution_ids":["https://openalex.org/I67900169"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040631032","display_name":"Suki Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Suki Kim","raw_affiliation_strings":["Department of Electronics Engineering, Korea University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5014896776"],"corresponding_institution_ids":["https://openalex.org/I197347611"],"apc_list":null,"apc_paid":null,"fwci":2.6128,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.91060398,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"53","issue":"4","first_page":"1668","last_page":"1673"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9584000110626221,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9584000110626221,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.946399986743927,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9132999777793884,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/host","display_name":"Host (biology)","score":0.7913391590118408},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6948626637458801},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6099628210067749},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5780432224273682},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.564143717288971},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5459344983100891},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.529737114906311},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5023214817047119},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.46622493863105774},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40174558758735657},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3656849265098572},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.28444886207580566},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21719494462013245},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14944115281105042}],"concepts":[{"id":"https://openalex.org/C126831891","wikidata":"https://www.wikidata.org/wiki/Q221673","display_name":"Host (biology)","level":2,"score":0.7913391590118408},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6948626637458801},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6099628210067749},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5780432224273682},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.564143717288971},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5459344983100891},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.529737114906311},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5023214817047119},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.46622493863105774},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40174558758735657},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3656849265098572},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.28444886207580566},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21719494462013245},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14944115281105042},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tce.2007.4429268","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tce.2007.4429268","pdf_url":null,"source":{"id":"https://openalex.org/S126824455","display_name":"IEEE Transactions on Consumer Electronics","issn_l":"0098-3063","issn":["0098-3063","1558-4127"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Consumer Electronics","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4300000071525574}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309636","display_name":"University of Minnesota","ror":"https://ror.org/03grvy078"},{"id":"https://openalex.org/F4320321373","display_name":"Korea University","ror":"https://ror.org/047dqcg40"},{"id":"https://openalex.org/F4320332195","display_name":"Samsung","ror":"https://ror.org/04w3jy968"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2512308948","https://openalex.org/W2502691491","https://openalex.org/W2068921804","https://openalex.org/W2036644923","https://openalex.org/W3142211975","https://openalex.org/W1879443270","https://openalex.org/W2018912978"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,20,25,30,34,75],"low-complexity":[4],"mobile":[5],"display":[6],"digital":[7],"interface":[8],"(MDDI)":[9],"architecture.":[10],"We":[11],"implement":[12,85],"and":[13,29],"verify":[14],"the":[15,38,42,55,60,65,80,87,94],"proposed":[16,95],"MDDI-host":[17],"architecture":[18,97],"on":[19],"system-on-chip":[21],"(SoC)":[22],"platform":[23],"with":[24],"32-bit":[26],"RISC":[27],"CPU":[28],"FPGA":[31],"module.":[32],"As":[33],"result":[35],"of":[36,41,54,64,74],"verification,":[37],"gate":[39],"count":[40],"MDDI":[43,66,81,96],"host":[44,67,82],"is":[45,68,98],"reduced":[46],"by":[47],"about":[48],"50":[49],"%":[50],"compared":[51],"to":[52],"that":[53,73,83],"conventional":[56,76],"parallel":[57,77],"interface.":[58,78,92],"And":[59],"bandwidth":[61],"per":[62],"pin":[63],"3":[69],"times":[70],"more":[71],"than":[72],"Furthermore,":[79],"we":[84],"includes":[86],"advanced":[88],"high-performance":[89],"bus":[90],"(AHB)":[91],"Therefore,":[93],"suitable":[99],"for":[100],"SoC":[101],"platforms":[102],".":[103]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}