{"id":"https://openalex.org/W2146707213","doi":"https://doi.org/10.1109/tce.2006.1706512","title":"Algorithmic and architectural co-design for integer motion estimation of AVS","display_name":"Algorithmic and architectural co-design for integer motion estimation of AVS","publication_year":2006,"publication_date":"2006-08-01","ids":{"openalex":"https://openalex.org/W2146707213","doi":"https://doi.org/10.1109/tce.2006.1706512","mag":"2146707213"},"language":"en","primary_location":{"id":"doi:10.1109/tce.2006.1706512","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tce.2006.1706512","pdf_url":null,"source":{"id":"https://openalex.org/S126824455","display_name":"IEEE Transactions on Consumer Electronics","issn_l":"0098-3063","issn":["0098-3063","1558-4127"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Consumer Electronics","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009598072","display_name":"Bin Sheng","orcid":"https://orcid.org/0000-0001-8678-2784"},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Bin Sheng","raw_affiliation_strings":["Department of Computer Science and Engineering, Harbin Institute of Technology, Harbin, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Harbin Institute of Technology, Harbin, China","institution_ids":["https://openalex.org/I204983213"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018478553","display_name":"Wen Gao","orcid":"https://orcid.org/0000-0002-8070-802X"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wen Gao","raw_affiliation_strings":["School of Electronics Engineering and Computer Science, Peking University, China"],"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering and Computer Science, Peking University, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071236741","display_name":"Don Xie","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Don Xie","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences, China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5009598072"],"corresponding_institution_ids":["https://openalex.org/I204983213"],"apc_list":null,"apc_paid":null,"fwci":0.6361,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6936291,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"52","issue":"3","first_page":"1092","last_page":"1098"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/motion-estimation","display_name":"Motion estimation","score":0.7967785596847534},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7966694831848145},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7763481736183167},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7185735702514648},{"id":"https://openalex.org/keywords/motion-vector","display_name":"Motion vector","score":0.5861557722091675},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5768490433692932},{"id":"https://openalex.org/keywords/gate-count","display_name":"Gate count","score":0.47686418890953064},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.46659258008003235},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.45940983295440674},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.4490283131599426},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4463304579257965},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.42439568042755127},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4188826084136963},{"id":"https://openalex.org/keywords/computational-complexity-theory","display_name":"Computational complexity theory","score":0.41127389669418335},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32661744952201843},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.30078932642936707},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2892417013645172},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28141313791275024},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.20764195919036865},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.20180246233940125},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1550869643688202},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12621459364891052},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12214034795761108},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.11032512784004211}],"concepts":[{"id":"https://openalex.org/C10161872","wikidata":"https://www.wikidata.org/wiki/Q557891","display_name":"Motion estimation","level":2,"score":0.7967785596847534},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7966694831848145},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7763481736183167},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7185735702514648},{"id":"https://openalex.org/C2779020251","wikidata":"https://www.wikidata.org/wiki/Q3555171","display_name":"Motion vector","level":3,"score":0.5861557722091675},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5768490433692932},{"id":"https://openalex.org/C2777892113","wikidata":"https://www.wikidata.org/wiki/Q5527005","display_name":"Gate count","level":2,"score":0.47686418890953064},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.46659258008003235},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.45940983295440674},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.4490283131599426},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4463304579257965},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.42439568042755127},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4188826084136963},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.41127389669418335},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32661744952201843},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.30078932642936707},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2892417013645172},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28141313791275024},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.20764195919036865},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.20180246233940125},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1550869643688202},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12621459364891052},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12214034795761108},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.11032512784004211},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tce.2006.1706512","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tce.2006.1706512","pdf_url":null,"source":{"id":"https://openalex.org/S126824455","display_name":"IEEE Transactions on Consumer Electronics","issn_l":"0098-3063","issn":["0098-3063","1558-4127"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Consumer Electronics","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1670981533","https://openalex.org/W1992686643","https://openalex.org/W2003513405","https://openalex.org/W2016600418","https://openalex.org/W2045170301","https://openalex.org/W2045715679","https://openalex.org/W2082333700","https://openalex.org/W2099170293","https://openalex.org/W2105065484","https://openalex.org/W2110608248","https://openalex.org/W2115498236","https://openalex.org/W2115547150","https://openalex.org/W2137448678","https://openalex.org/W2148666852","https://openalex.org/W2148911260","https://openalex.org/W2150911018","https://openalex.org/W2154109833","https://openalex.org/W2156542299","https://openalex.org/W2157589980","https://openalex.org/W2168923686","https://openalex.org/W6682850811"],"related_works":["https://openalex.org/W839483973","https://openalex.org/W4250500397","https://openalex.org/W1604953040","https://openalex.org/W1969136679","https://openalex.org/W4241657933","https://openalex.org/W2123542128","https://openalex.org/W2048930022","https://openalex.org/W2133010564","https://openalex.org/W2130548098","https://openalex.org/W1992686643"],"abstract_inverted_index":{"The":[0,112,130,164],"video":[1,16],"part":[2],"of":[3,46,100,162],"A":[4],"VS":[5],"has":[6,91,115],"been":[7,116],"finalized,":[8],"in":[9,102,118],"order":[10],"to":[11],"enhance":[12],"coding":[13],"performance.":[14],"AVS":[15,101],"standard":[17],"adopts":[18],"some":[19],"new":[20,57],"features":[21,58],"for":[22,67,152],"motion":[23,35,78],"estimation,":[24],"such":[25],"as":[26,96],"variable":[27],"block":[28],"size":[29],"search,":[30],"multiple":[31],"reference":[32,98],"frames,":[33],"and":[34,52,121,171],"vector":[36],"prediction.":[37],"However,":[38],"the":[39,44,61,88,93,97,106,145,149,159],"better":[40,167],"performance":[41,95,170],"comes":[42],"at":[43],"price":[45],"high":[47],"computational":[48],"complexity,":[49],"data":[50],"dependence":[51],"memory":[53],"access":[54],"requirement.":[55],"These":[56],"also":[59],"make":[60],"hardware":[62],"implementation":[63],"more":[64],"difficult,":[65],"especially":[66],"real-time":[68,150],"applications.":[69,104],"In":[70],"this":[71],"paper,":[72],"we":[73],"firstly":[74],"propose":[75],"an":[76],"integer":[77],"estimation":[79],"algorithm":[80,90],"from":[81],"hardware-oriented":[82],"viewpoint.":[83],"Experimental":[84],"results":[85],"show":[86],"that":[87],"proposed":[89],"almost":[92],"same":[94],"software":[99],"SDTV":[103,153],"Then":[105],"corresponding":[107],"VLSI":[108,113],"architecture":[109,114],"is":[110],"presented.":[111],"described":[117],"Verilog":[119],"HDL":[120],"synthesized":[122],"using":[123],"0.18":[124],"mum":[125],"Artisan":[126],"CMOS":[127],"cells":[128],"library.":[129],"circuit":[131,146],"totally":[132],"costs":[133],"about":[134],"400":[135],"K":[136],"equivalent":[137],"logic":[138],"gates.":[139],"At":[140],"108":[141],"MHz":[142],"working":[143],"frequency,":[144],"can":[147],"meet":[148],"requirement":[151],"(720times576,":[154],"25":[155],"fps)":[156],"applications,":[157],"with":[158],"search":[160],"area":[161],"192times192.":[163],"co-design":[165],"obtains":[166],"tradeoff":[168],"between":[169],"gate-count":[172]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}