{"id":"https://openalex.org/W2119750500","doi":"https://doi.org/10.1109/tce.2006.1649699","title":"An efficient VLSI architecture of VLD for AVS HDTV decoder","display_name":"An efficient VLSI architecture of VLD for AVS HDTV decoder","publication_year":2006,"publication_date":"2006-05-01","ids":{"openalex":"https://openalex.org/W2119750500","doi":"https://doi.org/10.1109/tce.2006.1649699","mag":"2119750500"},"language":"en","primary_location":{"id":"doi:10.1109/tce.2006.1649699","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tce.2006.1649699","pdf_url":null,"source":{"id":"https://openalex.org/S126824455","display_name":"IEEE Transactions on Consumer Electronics","issn_l":"0098-3063","issn":["0098-3063","1558-4127"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Consumer Electronics","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009598072","display_name":"Bin Sheng","orcid":"https://orcid.org/0000-0001-8678-2784"},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Bin Sheng","raw_affiliation_strings":["Department of Computer Science and Engineering, Harbin Institute of Technology, Harbin, China","Dept. of Computer Science and Engineering, Harbin Institute of Technology, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Harbin Institute of Technology, Harbin, China","institution_ids":["https://openalex.org/I204983213"]},{"raw_affiliation_string":"Dept. of Computer Science and Engineering, Harbin Institute of Technology, China","institution_ids":["https://openalex.org/I204983213"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018478553","display_name":"Wen Gao","orcid":"https://orcid.org/0000-0002-8070-802X"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wen Gao","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy and Sciences, China","[Institute of Computing Technology, Chinese Academy and Sciences, China]"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy and Sciences, China","institution_ids":["https://openalex.org/I4210090176"]},{"raw_affiliation_string":"[Institute of Computing Technology, Chinese Academy and Sciences, China]","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071236741","display_name":"Don Xie","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Don Xie","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy and Sciences, China","[Institute of Computing Technology, Chinese Academy and Sciences, China]"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy and Sciences, China","institution_ids":["https://openalex.org/I4210090176"]},{"raw_affiliation_string":"[Institute of Computing Technology, Chinese Academy and Sciences, China]","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061391892","display_name":"Di Wu","orcid":"https://orcid.org/0000-0001-8697-1817"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Di Wu","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy and Sciences, China","[Institute of Computing Technology, Chinese Academy and Sciences, China]"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy and Sciences, China","institution_ids":["https://openalex.org/I4210090176"]},{"raw_affiliation_string":"[Institute of Computing Technology, Chinese Academy and Sciences, China]","institution_ids":["https://openalex.org/I4210090176"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5009598072"],"corresponding_institution_ids":["https://openalex.org/I204983213"],"apc_list":null,"apc_paid":null,"fwci":2.2263,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.87586825,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"52","issue":"2","first_page":"696","last_page":"701"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7830078601837158},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.6025159358978271},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5678420662879944},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5653650760650635},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5165554285049438},{"id":"https://openalex.org/keywords/video-decoder","display_name":"Video decoder","score":0.5078688263893127},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5017030239105225},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5015401840209961},{"id":"https://openalex.org/keywords/high-definition-television","display_name":"High-definition television","score":0.46375375986099243},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.4436929523944855},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43887656927108765},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4156751036643982},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32091712951660156},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.19295749068260193},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.14510992169380188}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7830078601837158},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.6025159358978271},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5678420662879944},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5653650760650635},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5165554285049438},{"id":"https://openalex.org/C2776580754","wikidata":"https://www.wikidata.org/wiki/Q25098614","display_name":"Video decoder","level":3,"score":0.5078688263893127},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5017030239105225},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5015401840209961},{"id":"https://openalex.org/C2778129506","wikidata":"https://www.wikidata.org/wiki/Q133454","display_name":"High-definition television","level":2,"score":0.46375375986099243},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.4436929523944855},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43887656927108765},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4156751036643982},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32091712951660156},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.19295749068260193},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.14510992169380188},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tce.2006.1649699","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tce.2006.1649699","pdf_url":null,"source":{"id":"https://openalex.org/S126824455","display_name":"IEEE Transactions on Consumer Electronics","issn_l":"0098-3063","issn":["0098-3063","1558-4127"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Consumer Electronics","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1670981533","https://openalex.org/W1879007731","https://openalex.org/W2000367177","https://openalex.org/W2060108852","https://openalex.org/W2129873855","https://openalex.org/W2150301540","https://openalex.org/W2155199397","https://openalex.org/W2168731425","https://openalex.org/W6682345411"],"related_works":["https://openalex.org/W2924890221","https://openalex.org/W4286816096","https://openalex.org/W3147123029","https://openalex.org/W2951749218","https://openalex.org/W2181815154","https://openalex.org/W2146588231","https://openalex.org/W2122230435","https://openalex.org/W4251268901","https://openalex.org/W2167724483","https://openalex.org/W2014608785"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"a":[5,18,21,46,122],"VLSI":[6],"design":[7,25,87,117],"of":[8,20],"variable":[9,40],"length":[10,29,41],"code":[11,53],"decoder":[12],"for":[13,57,134,151],"AVS":[14,38,125,152],"video":[15,153],"standard.":[16],"As":[17],"co-processor":[19],"RISC":[22],"CPU,":[23],"the":[24,58,104,113,146],"can":[26,50,130,156],"decode":[27],"fixed":[28],"code,":[30,36],"unsigned":[31],"or":[32,140],"signed":[33],"k-th":[34],"Exp-Golomb":[35],"and":[37,55,75],"2-D":[39],"code.":[42],"Furthermore,":[43],"it":[44,155],"has":[45,64,118],"pre-processing":[47],"submodule,":[48],"which":[49,129],"perform":[51],"start":[52],"detection":[54],"de-stuffing":[56],"input":[59],"bitstream.":[60],"The":[61,89],"proposed":[62],"architecture":[63,147],"been":[65,119],"described":[66],"in":[67,112,121],"Verilog":[68],"HDL,":[69],"simulated":[70],"with":[71],"VCS":[72],"digital":[73],"simulator,":[74],"implemented":[76,120],"using":[77],"0.18":[78],"/spl":[79],"mu/":[80],"Artisan":[81],"CMOS":[82],"cells":[83],"library":[84],"by":[85],"synopsys":[86],"compiler.":[88],"circuit":[90],"costs":[91],"about":[92],"15k":[93],"equivalent":[94],"logic":[95],"gates":[96],"(not":[97],"including":[98],"4":[99],"kb":[100],"on-chip":[101],"SRAM).":[102],"And":[103],"critical":[105],"path":[106],"is":[107],"less":[108],"than":[109],"6":[110],"ns":[111],"worst":[114],"case.":[115],"This":[116],"single":[123],"chip":[124],"HDTV":[126],"decoder,":[127],"AVS101,":[128],"support":[131],"real-time":[132],"decoding":[133],"NTSC,":[135],"PAL,":[136],"720p":[137],"60":[138,142],"frames/s":[139],"1080i":[141],"fields/s":[143],"programs.":[144],"Although":[145],"was":[148],"originally":[149],"designed":[150],"standard,":[154],"be":[157],"easily":[158],"adapted":[159],"to":[160],"other":[161],"coding":[162],"standards.":[163]},"counts_by_year":[{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}