{"id":"https://openalex.org/W2000109449","doi":"https://doi.org/10.1109/tcbb.2014.2316814","title":"A Novel Synthesizing Genetic Logic Circuit: Frequency Multiplier","display_name":"A Novel Synthesizing Genetic Logic Circuit: Frequency Multiplier","publication_year":2014,"publication_date":"2014-04-18","ids":{"openalex":"https://openalex.org/W2000109449","doi":"https://doi.org/10.1109/tcbb.2014.2316814","mag":"2000109449","pmid":"https://pubmed.ncbi.nlm.nih.gov/26356341"},"language":"en","primary_location":{"id":"doi:10.1109/tcbb.2014.2316814","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcbb.2014.2316814","pdf_url":null,"source":{"id":"https://openalex.org/S36029991","display_name":"IEEE/ACM Transactions on Computational Biology and Bioinformatics","issn_l":"1545-5963","issn":["1545-5963","1557-9964","2374-0043"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE/ACM Transactions on Computational Biology and Bioinformatics","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","pubmed"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021072909","display_name":"Chia\u2010Hua Chuang","orcid":null},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Hua Chuang","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Hsing University, Taichung 402, Taiwan, ROC","Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan, ROC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Hsing University, Taichung 402, Taiwan, ROC","institution_ids":["https://openalex.org/I162838928"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan, ROC","institution_ids":["https://openalex.org/I162838928"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100754708","display_name":"Chun\u2010Liang Lin","orcid":"https://orcid.org/0000-0002-8520-3450"},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chun-Liang Lin","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Hsing University, Taichung 402, Taiwan, ROC","Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan, ROC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Hsing University, Taichung 402, Taiwan, ROC","institution_ids":["https://openalex.org/I162838928"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan, ROC","institution_ids":["https://openalex.org/I162838928"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I162838928"],"apc_list":null,"apc_paid":null,"fwci":0.5584,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.6567654,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"11","issue":"4","first_page":"702","last_page":"713"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10621","display_name":"Gene Regulatory Network Analysis","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},"topics":[{"id":"https://openalex.org/T10621","display_name":"Gene Regulatory Network Analysis","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10878","display_name":"CRISPR and Genetic Engineering","score":0.972599983215332,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-multiplier","display_name":"Frequency multiplier","score":0.6499974727630615},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6439810991287231},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5312165021896362},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.5264374017715454},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4816786050796509},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.47965577244758606},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46317628026008606},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4548514485359192},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4457969665527344},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42763668298721313},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4198911488056183},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.381950318813324},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2337367832660675},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1940918266773224},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18115809559822083},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1524423062801361},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11520752310752869},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07357394695281982}],"concepts":[{"id":"https://openalex.org/C146002875","wikidata":"https://www.wikidata.org/wiki/Q1074289","display_name":"Frequency multiplier","level":3,"score":0.6499974727630615},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6439810991287231},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5312165021896362},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.5264374017715454},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4816786050796509},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.47965577244758606},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46317628026008606},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4548514485359192},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4457969665527344},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42763668298721313},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4198911488056183},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.381950318813324},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2337367832660675},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1940918266773224},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18115809559822083},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1524423062801361},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11520752310752869},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07357394695281982},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.0}],"mesh":[{"descriptor_ui":"D003198","descriptor_name":"Computer Simulation","qualifier_ui":null,"qualifier_name":null,"is_major_topic":false},{"descriptor_ui":"D003198","descriptor_name":"Computer Simulation","qualifier_ui":null,"qualifier_name":null,"is_major_topic":false},{"descriptor_ui":"D003198","descriptor_name":"Computer Simulation","qualifier_ui":null,"qualifier_name":null,"is_major_topic":false},{"descriptor_ui":"D004926","descriptor_name":"Escherichia coli","qualifier_ui":"Q000235","qualifier_name":"genetics","is_major_topic":false},{"descriptor_ui":"D004926","descriptor_name":"Escherichia coli","qualifier_ui":"Q000235","qualifier_name":"genetics","is_major_topic":false},{"descriptor_ui":"D004926","descriptor_name":"Escherichia coli","qualifier_ui":"Q000235","qualifier_name":"genetics","is_major_topic":false},{"descriptor_ui":"D008957","descriptor_name":"Models, Genetic","qualifier_ui":null,"qualifier_name":null,"is_major_topic":true},{"descriptor_ui":"D008957","descriptor_name":"Models, Genetic","qualifier_ui":null,"qualifier_name":null,"is_major_topic":true},{"descriptor_ui":"D008957","descriptor_name":"Models, Genetic","qualifier_ui":null,"qualifier_name":null,"is_major_topic":true},{"descriptor_ui":"D012815","descriptor_name":"Signal Processing, Computer-Assisted","qualifier_ui":null,"qualifier_name":null,"is_major_topic":false},{"descriptor_ui":"D012815","descriptor_name":"Signal Processing, Computer-Assisted","qualifier_ui":null,"qualifier_name":null,"is_major_topic":false},{"descriptor_ui":"D012815","descriptor_name":"Signal Processing, Computer-Assisted","qualifier_ui":null,"qualifier_name":null,"is_major_topic":false},{"descriptor_ui":"D053263","descriptor_name":"Gene Regulatory Networks","qualifier_ui":"Q000235","qualifier_name":"genetics","is_major_topic":false},{"descriptor_ui":"D053263","descriptor_name":"Gene Regulatory Networks","qualifier_ui":"Q000235","qualifier_name":"genetics","is_major_topic":false},{"descriptor_ui":"D053263","descriptor_name":"Gene Regulatory Networks","qualifier_ui":"Q000235","qualifier_name":"genetics","is_major_topic":false},{"descriptor_ui":"D058615","descriptor_name":"Synthetic Biology","qualifier_ui":null,"qualifier_name":null,"is_major_topic":false},{"descriptor_ui":"D058615","descriptor_name":"Synthetic Biology","qualifier_ui":null,"qualifier_name":null,"is_major_topic":false},{"descriptor_ui":"D058615","descriptor_name":"Synthetic Biology","qualifier_ui":null,"qualifier_name":null,"is_major_topic":false}],"locations_count":2,"locations":[{"id":"doi:10.1109/tcbb.2014.2316814","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcbb.2014.2316814","pdf_url":null,"source":{"id":"https://openalex.org/S36029991","display_name":"IEEE/ACM Transactions on Computational Biology and Bioinformatics","issn_l":"1545-5963","issn":["1545-5963","1557-9964","2374-0043"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE/ACM Transactions on Computational Biology and Bioinformatics","raw_type":"journal-article"},{"id":"pmid:26356341","is_oa":false,"landing_page_url":"https://pubmed.ncbi.nlm.nih.gov/26356341","pdf_url":null,"source":{"id":"https://openalex.org/S4306525036","display_name":"PubMed","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1299303238","host_organization_name":"National Institutes of Health","host_organization_lineage":["https://openalex.org/I1299303238"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE/ACM transactions on computational biology and bioinformatics","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1911078745","display_name":null,"funder_award_id":"NSC-101-2221-E-005-015-MY3","funder_id":"https://openalex.org/F4320321040","funder_display_name":"National Science Council"}],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W23297945","https://openalex.org/W1584397582","https://openalex.org/W1645305843","https://openalex.org/W1968597027","https://openalex.org/W1971883897","https://openalex.org/W1983424418","https://openalex.org/W2007778939","https://openalex.org/W2011551551","https://openalex.org/W2014150977","https://openalex.org/W2019327157","https://openalex.org/W2021099440","https://openalex.org/W2026325497","https://openalex.org/W2026697234","https://openalex.org/W2030945597","https://openalex.org/W2046355391","https://openalex.org/W2054548862","https://openalex.org/W2057993765","https://openalex.org/W2068784631","https://openalex.org/W2076742616","https://openalex.org/W2085158586","https://openalex.org/W2110071847","https://openalex.org/W2114918660","https://openalex.org/W2122261310","https://openalex.org/W2134668325","https://openalex.org/W2144588155","https://openalex.org/W2146813478","https://openalex.org/W2149159583","https://openalex.org/W2149778176","https://openalex.org/W2154692414","https://openalex.org/W2164198234","https://openalex.org/W2170484057","https://openalex.org/W2279814308","https://openalex.org/W6600961377","https://openalex.org/W6695328609"],"related_works":["https://openalex.org/W2384756109","https://openalex.org/W364924225","https://openalex.org/W4386292891","https://openalex.org/W2237508561","https://openalex.org/W1993985975","https://openalex.org/W4312516786","https://openalex.org/W142020038","https://openalex.org/W2373248727","https://openalex.org/W2031867410","https://openalex.org/W2377749234"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,19,26,32,50,61,73,93,103,124,155],"novel":[4],"synthesizing":[5],"genetic":[6,15,38,46,83,88,99,142,156,174,189],"logic":[7,105,120,143,190],"circuit":[8,86,95,159],"design":[9],"based":[10],"on":[11],"an":[12],"existing":[13],"synthetic":[14,45],"oscillator,":[16,47],"which":[17],"provides":[18],"function":[20],"of":[21,34,36,78,119,141,152,170,172,197],"frequency":[22,30,84,157,171],"multiplier":[23,85,158],"to":[24,59,96,131],"synthesize":[25],"clock":[27,106,165],"signal":[28,101,166,180],"whose":[29],"is":[31,176],"multiple":[33],"that":[35],"the":[37,41,44,76,98,114,116,150,153,164,168,173,186,195,198],"oscillator.":[39],"In":[40],"renowned":[42],"literature,":[43],"known":[48],"as":[49],"repressilator,":[51],"has":[52],"been":[53],"successfully":[54],"built":[55],"in":[56,72,90,113,123,184],"Escherichia":[57],"coli":[58],"generate":[60],"periodic":[62],"oscillating":[63],"phenomenon":[64],"through":[65],"three":[66],"repressive":[67],"genes":[68],"repress":[69],"each":[70],"other":[71],"chain.":[74],"On":[75],"basis":[77],"this":[79],"fact,":[80],"our":[81],"proposed":[82,199],"utilizes":[87],"Buffers":[89],"series":[91],"with":[92,135,167],"waveform-shaping":[94],"reshape":[97],"oscillation":[100],"into":[102],"crisp":[104],"signal.":[107],"By":[108],"regulating":[109],"different":[110],"threshold":[111],"levels":[112,122],"Buffer,":[115],"time":[117],"length":[118],"high/low":[121],"fundamental":[125],"sinusoidal":[126],"wave":[127],"can":[128,160,181],"be":[129,161,182],"engineered":[130],"pulse-width-modulated":[132],"(PWM)":[133],"signals":[134,148],"various":[136],"duty":[137],"cycles.":[138],"Integrating":[139],"some":[140],"XOR":[144],"gates":[145],"and":[146,163],"PWM":[147],"from":[149],"output":[151],"Buffers,":[154],"created":[162],"integer-fold":[169],"oscillator":[175],"generated.":[177],"The":[178],"synthesized":[179],"used":[183],"triggering":[185],"downstream":[187],"digital":[188],"circuits.":[191],"Simulation":[192],"results":[193],"show":[194],"applicability":[196],"idea.":[200]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}