{"id":"https://openalex.org/W7125943574","doi":"https://doi.org/10.1109/tcasai.2026.3658593","title":"A 40-nm Sub-mJ/Transfer HDC-SNN Hybrid Processor Enabling On-Chip Few-Shot Transfer Learning for IoT Applications","display_name":"A 40-nm Sub-mJ/Transfer HDC-SNN Hybrid Processor Enabling On-Chip Few-Shot Transfer Learning for IoT Applications","publication_year":2026,"publication_date":"2026-01-28","ids":{"openalex":"https://openalex.org/W7125943574","doi":"https://doi.org/10.1109/tcasai.2026.3658593"},"language":null,"primary_location":{"id":"doi:10.1109/tcasai.2026.3658593","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcasai.2026.3658593","pdf_url":null,"source":{"id":"https://openalex.org/S4404675360","display_name":"IEEE transactions on circuits and systems for artificial intelligence.","issn_l":"2996-6647","issn":["2996-6647"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems for Artificial Intelligence","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114202103","display_name":"Anqin Xiao","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Anqin Xiao","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Future Information Technology, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0000-5390-4335","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Future Information Technology, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101293698","display_name":"Jinqiao Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinqiao Yang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Future Information Technology, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0007-9015-2938","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Future Information Technology, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5122085484","display_name":"Wanlin Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wanlin Yang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Future Information Technology, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-6048-0868","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Future Information Technology, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100430876","display_name":"Xi Zhang","orcid":"https://orcid.org/0000-0003-3415-5345"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xin Zhang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Future Information Technology, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Future Information Technology, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100598212","display_name":"Yuhan He","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuhan He","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Future Information Technology, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0002-0240-1898","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Future Information Technology, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018104523","display_name":"Ziyi Yang","orcid":"https://orcid.org/0000-0002-4138-5598"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ziyi Yang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Future Information Technology, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0003-9141-0661","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Future Information Technology, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5122867903","display_name":"Li-Rong Zheng","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li-Rong Zheng","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Future Information Technology, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-9588-0239","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Future Information Technology, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5124132720","display_name":"Zhuo Zou","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhuo Zou","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Future Information Technology, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-8546-1329","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Future Information Technology, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09158311,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":"3","first_page":"176","last_page":"189"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9707000255584717,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9707000255584717,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.012799999676644802,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.006300000008195639,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spiking-neural-network","display_name":"Spiking neural network","score":0.570900022983551},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.47620001435279846},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4699000120162964},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.46470001339912415},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.4611000120639801},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.44029998779296875},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4343000054359436},{"id":"https://openalex.org/keywords/transfer-of-learning","display_name":"Transfer of learning","score":0.41940000653266907},{"id":"https://openalex.org/keywords/deep-learning","display_name":"Deep learning","score":0.3953000009059906},{"id":"https://openalex.org/keywords/feature-extraction","display_name":"Feature extraction","score":0.39250001311302185}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.765999972820282},{"id":"https://openalex.org/C11731999","wikidata":"https://www.wikidata.org/wiki/Q9067355","display_name":"Spiking neural network","level":3,"score":0.570900022983551},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.47620001435279846},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4699000120162964},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.46470001339912415},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.4611000120639801},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.44029998779296875},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4343000054359436},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41990000009536743},{"id":"https://openalex.org/C150899416","wikidata":"https://www.wikidata.org/wiki/Q1820378","display_name":"Transfer of learning","level":2,"score":0.41940000653266907},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.414900004863739},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.3953000009059906},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3952000141143799},{"id":"https://openalex.org/C52622490","wikidata":"https://www.wikidata.org/wiki/Q1026626","display_name":"Feature extraction","level":2,"score":0.39250001311302185},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.3847000002861023},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.38269999623298645},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.3522999882698059},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.3407999873161316},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.3237000107765198},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3224000036716461},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.32030001282691956},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.3192000091075897},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3138999938964844},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.30660000443458557},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.29010000824928284},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.28850001096725464},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.28290000557899475},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.28290000557899475},{"id":"https://openalex.org/C739882","wikidata":"https://www.wikidata.org/wiki/Q3560506","display_name":"Anomaly detection","level":2,"score":0.2808000147342682},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.27630001306533813},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.274399995803833},{"id":"https://openalex.org/C2778618852","wikidata":"https://www.wikidata.org/wiki/Q1128613","display_name":"Content-addressable storage","level":4,"score":0.2703999876976013},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.2605000138282776},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.25999999046325684},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.2554999887943268},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.25540000200271606}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcasai.2026.3658593","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcasai.2026.3658593","pdf_url":null,"source":{"id":"https://openalex.org/S4404675360","display_name":"IEEE transactions on circuits and systems for artificial intelligence.","issn_l":"2996-6647","issn":["2996-6647"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems for Artificial Intelligence","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9150294065475464}],"awards":[{"id":"https://openalex.org/G3219446551","display_name":null,"funder_award_id":"62476062","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"This":[0,79,132],"work":[1],"presents":[2],"a":[3,82,123,137,142,159,174,183,225,233,244],"brain-inspired":[4],"processor":[5,80,172],"that":[6],"combines":[7],"Hyperdimensional":[8],"Computing":[9],"(HDC)":[10],"and":[11,52,63,76,117,129,148,156,182,198,213],"Spiking":[12],"Neural":[13],"Network":[14],"(SNN),":[15],"or":[16],"HDC-SNN":[17,31],"hybrid,":[18],"to":[19,40,87,193],"enable":[20],"on-chip":[21,95,103],"few-shot":[22,62],"transfer":[23],"learning":[24,65,96,104,242],"(FSTL)":[25],"for":[26,36,56,72,224,243],"IoT":[27],"applications.":[28],"Such":[29],"an":[30,94,203],"hybrid":[32],"architecture":[33],"utilizes":[34,81],"SNN":[35],"efficient":[37],"feature":[38,90],"extraction":[39],"suppress":[41],"the":[42,45,53,61,70,100,106],"size":[43],"of":[44,67,102,108,145,162,205],"vector":[46],"dimension,":[47],"thus":[48],"mitigating":[49],"intensive":[50],"operations":[51],"memory":[54,114],"footprint":[55],"HDC.":[57],"It":[58],"also":[59],"leverages":[60],"single-pass":[64],"capability":[66],"HDC,":[68],"eliminating":[69],"need":[71],"abundant":[73],"labeled":[74],"samples":[75,223],"training":[77,127,178,188,222,253],"epochs.":[78],"task-agnostic":[83],"spiking":[84],"HDC":[85,97],"encoder":[86],"generate":[88],"spatio-temporal":[89],"vectors,":[91],"followed":[92],"by":[93,150,255],"classifier.":[98],"Furthermore,":[99],"implementation":[101],"uses":[105],"schemes":[107],"weight":[109],"access":[110],"from":[111],"destination-neuron":[112],"with":[113,141,228,247],"bank":[115],"(WAD-MB)":[116],"batch-by-batch":[118],"gradient":[119],"computation":[120],"(BGC),":[121],"achieving":[122,232],"significant":[124],"improvement":[125,176,235],"on":[126,151],"latency":[128,189],"cache":[130],"size.":[131],"design":[133],"is":[134],"fabricated":[135],"in":[136,177,187,208,236],"40-nm":[138],"CMOS":[139],"technology":[140],"peak":[143],"efficiency":[144],"sub-mJ/transfer":[146],"(mJ/class":[147],"mJ/patient":[149],"chip":[152],"FSTL)":[153],"at":[154],"0.72V":[155],"65MHz,":[157],"occupying":[158],"core":[160],"area":[161],"1.56":[163],"mm<sup":[164],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[165],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>.":[166],"For":[167,196],"typical":[168],"neuromorphic":[169],"datasets,":[170],"this":[171],"achieves":[173,202],"1.6-35\u00d7":[175],"energy":[179,237],"per":[180,190],"class":[181,246],"3.5-":[184],"52\u00d7":[185],"reduction":[186],"sample,":[191],"compared":[192],"state-of-the-art":[194],"processors.":[195],"patient-specific":[197],"class-incremental":[199],"scenarios,":[200],"it":[201,218,239],"accuracy":[204],"over":[206,256],"96%":[207],"both":[209],"ECG":[210],"arrhythmia":[211],"detection":[212],"bearing":[214],"anomaly":[215],"detection.":[216],"Specifically,":[217],"requires":[219],"only":[220,248],"2-minute":[221],"new":[226,245],"patient":[227],"0.1":[229],"mJ":[230,250],"energy,":[231,251],"4.5\u00d7":[234],"efficiency;":[238],"employs":[240],"3-shot":[241],"0.3":[249],"reducing":[252],"epochs":[254],"100\u00d7.":[257]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2026-01-29T00:00:00"}