{"id":"https://openalex.org/W4415445240","doi":"https://doi.org/10.1109/tcad.2025.3624276","title":"Analog Mixed-Signal Circuit Splitting and Defect Simulation Method Based on Signal Flow Diagram","display_name":"Analog Mixed-Signal Circuit Splitting and Defect Simulation Method Based on Signal Flow Diagram","publication_year":2025,"publication_date":"2025-10-22","ids":{"openalex":"https://openalex.org/W4415445240","doi":"https://doi.org/10.1109/tcad.2025.3624276"},"language":null,"primary_location":{"id":"doi:10.1109/tcad.2025.3624276","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3624276","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101879663","display_name":"Chenglin Yang","orcid":"https://orcid.org/0000-0002-0834-5164"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chenglin Yang","raw_affiliation_strings":["University of Electronic Science and Technology of China, Chengdu, Sichuan, China"],"raw_orcid":"https://orcid.org/0000-0002-0834-5164","affiliations":[{"raw_affiliation_string":"University of Electronic Science and Technology of China, Chengdu, Sichuan, China","institution_ids":["https://openalex.org/I150229711"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007074462","display_name":"Hanyu Wen","orcid":null},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hanyu Wen","raw_affiliation_strings":["University of Electronic Science and Technology of China, Chengdu, Sichuan, China"],"raw_orcid":"https://orcid.org/0009-0000-0580-142X","affiliations":[{"raw_affiliation_string":"University of Electronic Science and Technology of China, Chengdu, Sichuan, China","institution_ids":["https://openalex.org/I150229711"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113597807","display_name":"Xin\u2010Hong Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xinhong Huang","raw_affiliation_strings":["University of Electronic Science and Technology of China, Chengdu, Sichuan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Electronic Science and Technology of China, Chengdu, Sichuan, China","institution_ids":["https://openalex.org/I150229711"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Han Chen","orcid":"https://orcid.org/0009-0007-5142-5032"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Han Chen","raw_affiliation_strings":["University of Electronic Science and Technology of China, Chengdu, Sichuan, China"],"raw_orcid":"https://orcid.org/0009-0007-5142-5032","affiliations":[{"raw_affiliation_string":"University of Electronic Science and Technology of China, Chengdu, Sichuan, China","institution_ids":["https://openalex.org/I150229711"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058285158","display_name":"Qihao Zhang","orcid":"https://orcid.org/0000-0001-7168-7864"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qihao Zhang","raw_affiliation_strings":["University of Electronic Science and Technology of China, Chengdu, Sichuan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Electronic Science and Technology of China, Chengdu, Sichuan, China","institution_ids":["https://openalex.org/I150229711"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110924640","display_name":"Haitao Fu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210100005","display_name":"Silicon Technologies (United States)","ror":"https://ror.org/013qwzt07","country_code":"US","type":"company","lineage":["https://openalex.org/I4210100005"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Haitao Fu","raw_affiliation_strings":["Hisilicon Semiconductors Company Ltd., Chengdu, Sichuan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hisilicon Semiconductors Company Ltd., Chengdu, Sichuan, China","institution_ids":["https://openalex.org/I4210100005"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.25189865,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"45","issue":"6","first_page":"2739","last_page":"2752"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9746000170707703,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12111","display_name":"Industrial Vision Systems and Defect Detection","score":0.9465000033378601,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/signal-flow-graph","display_name":"Signal-flow graph","score":0.8267999887466431},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.6241999864578247},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5533999800682068},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4790000021457672},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.44269999861717224},{"id":"https://openalex.org/keywords/strongly-connected-component","display_name":"Strongly connected component","score":0.4397999942302704},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4375999867916107},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4271000027656555},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4059999883174896},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.37470000982284546}],"concepts":[{"id":"https://openalex.org/C166501922","wikidata":"https://www.wikidata.org/wiki/Q1786523","display_name":"Signal-flow graph","level":2,"score":0.8267999887466431},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.6241999864578247},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5533999800682068},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4790000021457672},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.44269999861717224},{"id":"https://openalex.org/C38754835","wikidata":"https://www.wikidata.org/wiki/Q2003238","display_name":"Strongly connected component","level":2,"score":0.4397999942302704},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.43880000710487366},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4375999867916107},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4271000027656555},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4059999883174896},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.37470000982284546},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36899998784065247},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.36890000104904175},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.3635999858379364},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.3621000051498413},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3555999994277954},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.3361999988555908},{"id":"https://openalex.org/C19768560","wikidata":"https://www.wikidata.org/wiki/Q320727","display_name":"Dependency (UML)","level":2,"score":0.3343000113964081},{"id":"https://openalex.org/C81299745","wikidata":"https://www.wikidata.org/wiki/Q334269","display_name":"Transfer function","level":2,"score":0.33230000734329224},{"id":"https://openalex.org/C39799792","wikidata":"https://www.wikidata.org/wiki/Q1045991","display_name":"Circuit diagram","level":2,"score":0.32760000228881836},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.3052000105381012},{"id":"https://openalex.org/C146380142","wikidata":"https://www.wikidata.org/wiki/Q1137726","display_name":"Directed graph","level":2,"score":0.30160000920295715},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.2912999987602234},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.2897000014781952},{"id":"https://openalex.org/C2776633867","wikidata":"https://www.wikidata.org/wiki/Q186612","display_name":"Timer","level":3,"score":0.2840000092983246},{"id":"https://openalex.org/C27458966","wikidata":"https://www.wikidata.org/wiki/Q1187693","display_name":"Control flow graph","level":2,"score":0.27869999408721924},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.27480000257492065},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.2687999904155731},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.26409998536109924},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.25929999351501465},{"id":"https://openalex.org/C148043351","wikidata":"https://www.wikidata.org/wiki/Q4456944","display_name":"Current (fluid)","level":2,"score":0.2538999915122986},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25360000133514404},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.2531000077724457}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2025.3624276","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3624276","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Comprehensive":[0],"defect":[1,35,47,85,181,316,321],"simulation":[2,86,249,271,317,323,334],"in":[3,42,77,163,187,197,203,224,238,295],"the":[4,10,19,46,83,119,123,130,151,160,184,191,194,198,204,209,215,233,236,239,246,252,258,274,277,283,290,306,314,320,329],"integrated":[5,51],"circuit":[6,105,131,171,260,287,291,303,307],"design":[7],"stage":[8],"is":[9,17,57,61,95,115,242,325],"basic":[11,20,34],"guarantee":[12],"to":[13,64,169,189,214,272,312],"improve":[14],"testability,":[15],"which":[16,117,244],"also":[18],"requirement":[21],"of":[22,33,49,55,69,129,154,193,232,248,251,276],"current":[23,125],"automotive-grade":[24],"chip":[25],"design.":[26],"For":[27],"example,":[28],"there":[29,94],"are":[30,145,167],"6":[31],"types":[32],"models":[36,118],"for":[37],"a":[38,43,66,78,104,133],"single":[39],"MOS":[40],"transistor":[41,285],"circuit,":[44],"and":[45,74,93,112,126,149,159,235,263,268,301,319,332],"set":[48],"analog/hybrid":[50],"circuits":[52,265],"containing":[53],"thousands":[54],"devices":[56],"extremely":[58],"large.":[59],"It":[60],"very":[62],"time-consuming":[63],"inject":[65],"large":[67],"number":[68,247],"defects":[70,196,210,234],"one":[71,73,335],"by":[72,147,179,336],"solve":[75],"them":[76],"large-scale":[79],"matrix.":[80],"In":[81,101],"fact,":[82],"complete":[84],"often":[87],"takes":[88,257],"months":[89],"or":[90],"even":[91],"years,":[92],"no":[96],"good":[97],"solution":[98],"at":[99],"present.":[100],"this":[102,255,296],"paper,":[103],"splitting":[106,279,288,292],"method":[107,231],"based":[108],"on":[109],"signal":[110,138,237],"flow":[111,139],"graph":[113,136,278],"analysis":[114],"proposed,":[116,243],"control":[120],"relationship":[121,218],"between":[122,219],"device":[124],"voltage":[127],"nodes":[128],"with":[132,282],"directed":[134,225],"dependency":[135],"through":[137],"analysis.":[140],"Then,":[141],"more":[142,300,326],"weak":[143,161],"connections":[144],"obtained":[146],"identifying":[148],"breaking":[150],"feedback":[152],"loops":[153],"larger":[155],"strongly":[156,164,200,206,221],"connected":[157,165,201,207,222],"components,":[158,208],"connectivity":[162],"components":[166,202,223],"split":[168,299],"realize":[170],"splitting.":[172],"The":[173,228],"acceleration":[174],"can":[175,298],"then":[176],"be":[177],"achieved":[178],"parallel":[180,315],"simulation.":[182],"At":[183],"same":[185],"time,":[186],"order":[188],"investigate":[190],"observability":[192],"internal":[195],"previous":[199],"subsequent":[205],"were":[211],"simulated":[212],"according":[213],"one-way":[216],"transfer":[217,240,322],"each":[220],"acyclic":[226],"graph.":[227],"equivalent":[229],"compression":[230],"process":[241],"reduces":[245],"times":[250],"defects.":[253],"Finally,":[254],"paper":[256,297],"benchmark":[259],"Bandgap,":[261],"LDO":[262],"SARADC":[264],"as":[266],"examples,":[267],"uses":[269],"HSPICE":[270],"verify":[273],"effectiveness":[275],"method.":[280],"Compared":[281],"latest":[284],"level":[286],"scheme,":[289],"algorithm":[293],"proposed":[294],"smaller":[302],"blocks.":[304],"Using":[305],"blocks":[308],"we":[309],"have":[310],"divided":[311],"implement":[313],"scheme":[318,324],"effective":[327],"than":[328],"traditional":[330],"full-circuit":[331],"full-defect":[333],"one.":[337]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-24T00:00:00"}