{"id":"https://openalex.org/W4415179271","doi":"https://doi.org/10.1109/tcad.2025.3621513","title":"PIMapping: A Tile-Level Dataflow Optimization Framework for PIM Architecture","display_name":"PIMapping: A Tile-Level Dataflow Optimization Framework for PIM Architecture","publication_year":2025,"publication_date":"2025-10-14","ids":{"openalex":"https://openalex.org/W4415179271","doi":"https://doi.org/10.1109/tcad.2025.3621513"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2025.3621513","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3621513","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Ziqian Zhu","orcid":"https://orcid.org/0009-0006-3005-4562"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ziqian Zhu","raw_affiliation_strings":["Nanjing University, Nanjing, China","School of Electronic Science and Engineering, Nanjing University, Nanjing, China"],"raw_orcid":"https://orcid.org/0009-0006-3005-4562","affiliations":[{"raw_affiliation_string":"Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]},{"raw_affiliation_string":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107908001","display_name":"Y. Zhou","orcid":"https://orcid.org/0009-0007-6976-9343"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yifei Zhou","raw_affiliation_strings":["Nanjing University, Nanjing, China","School of Electronic Science and Engineering, Nanjing University, Nanjing, China"],"raw_orcid":"https://orcid.org/0009-0007-6976-9343","affiliations":[{"raw_affiliation_string":"Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]},{"raw_affiliation_string":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Jinsen Zhu","orcid":"https://orcid.org/0009-0003-4370-6273"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinsen Zhu","raw_affiliation_strings":["Nanjing University, Nanjing, China","School of Electronic Science and Engineering, Nanjing University, Nanjing, China"],"raw_orcid":"https://orcid.org/0009-0003-4370-6273","affiliations":[{"raw_affiliation_string":"Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]},{"raw_affiliation_string":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031435494","display_name":"Yuxuan Wang","orcid":"https://orcid.org/0000-0001-9981-0588"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuxuan Wang","raw_affiliation_strings":["National Key Laboratory of Transient Impact, Nanjing University, Nanjing, China","School of Electronic Science and Engineering, Nanjing University, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0001-9981-0588","affiliations":[{"raw_affiliation_string":"National Key Laboratory of Transient Impact, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]},{"raw_affiliation_string":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027952470","display_name":"Hongbing Pan","orcid":"https://orcid.org/0000-0002-7181-8278"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongbing Pan","raw_affiliation_strings":["National Key Laboratory of Transient Impact, Nanjing University, Nanjing, China","School of Electronic Science and Engineering, Nanjing University, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0002-7181-8278","affiliations":[{"raw_affiliation_string":"National Key Laboratory of Transient Impact, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]},{"raw_affiliation_string":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I881766915"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.281933,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"45","issue":"6","first_page":"2569","last_page":"2582"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9405999779701233,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9405999779701233,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.9686999917030334},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.7087000012397766},{"id":"https://openalex.org/keywords/dataflow-architecture","display_name":"Dataflow architecture","score":0.6825000047683716},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.49639999866485596},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.48820000886917114},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.4399999976158142},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4228000044822693},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.4050999879837036},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.39640000462532043}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.9686999917030334},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8472999930381775},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.7087000012397766},{"id":"https://openalex.org/C176727019","wikidata":"https://www.wikidata.org/wiki/Q1172415","display_name":"Dataflow architecture","level":3,"score":0.6825000047683716},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6014000177383423},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5062999725341797},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.49639999866485596},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.48820000886917114},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44510000944137573},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.4399999976158142},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4228000044822693},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.4050999879837036},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.39640000462532043},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.35179999470710754},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33559998869895935},{"id":"https://openalex.org/C116409475","wikidata":"https://www.wikidata.org/wiki/Q1385056","display_name":"External Data Representation","level":2,"score":0.3231000006198883},{"id":"https://openalex.org/C107027933","wikidata":"https://www.wikidata.org/wiki/Q2006448","display_name":"Stream processing","level":2,"score":0.3084999918937683},{"id":"https://openalex.org/C61483411","wikidata":"https://www.wikidata.org/wiki/Q3124522","display_name":"Data parallelism","level":3,"score":0.30239999294281006},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.29510000348091125},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.2777000069618225},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.2680000066757202},{"id":"https://openalex.org/C137836250","wikidata":"https://www.wikidata.org/wiki/Q984063","display_name":"Optimization problem","level":2,"score":0.2678999900817871},{"id":"https://openalex.org/C2776834041","wikidata":"https://www.wikidata.org/wiki/Q25346349","display_name":"Execution model","level":2,"score":0.2655999958515167},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2639999985694885},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.263700008392334},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.26269999146461487},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.25099998712539673},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.25029999017715454}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2025.3621513","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3621513","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6122486374","display_name":null,"funder_award_id":"BE2023019-1","funder_id":"https://openalex.org/F4320327780","funder_display_name":"Key Research and Development Program of Jiangxi Province"},{"id":"https://openalex.org/G7120400416","display_name":null,"funder_award_id":"BE2023019-1","funder_id":"https://openalex.org/F4320327777","funder_display_name":"Jiangsu Provincial Key Research and Development Program"}],"funders":[{"id":"https://openalex.org/F4320327777","display_name":"Jiangsu Provincial Key Research and Development Program","ror":null},{"id":"https://openalex.org/F4320327780","display_name":"Key Research and Development Program of Jiangxi Province","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Process-in-memory":[0],"(PIM)":[1],"accelerators":[2],"demonstrate":[3,171],"outstanding":[4],"performance":[5,63],"in":[6,12,42,179],"accelerating":[7],"matrix-vector":[8],"multiplication":[9],"(MVM)":[10],"tasks":[11,120],"neural":[13],"networks.":[14],"To":[15],"achieve":[16],"better":[17],"acceleration":[18],"performance,":[19],"extensive":[20],"research":[21,54],"has":[22],"focused":[23],"on":[24,126],"the":[25,35,46,127,140,175],"design":[26],"of":[27,38,48,181],"hierarchical":[28],"tile-based":[29,43,82],"PIM":[30,83,167],"architectures,":[31],"presenting":[32],"challenges":[33],"for":[34,69,81,104,114],"hardware":[36],"deployment":[37],"algorithms.":[39],"Multilayer":[40],"parallelism":[41,88],"architectures":[44,84],"requires":[45],"support":[47],"dataflow":[49,57,92,102],"optimization":[50],"techniques.":[51],"However,":[52],"existing":[53],"primarily":[55],"performs":[56],"analysis":[58],"using":[59],"computational":[60],"models":[61],"and":[62,90,118,187],"metrics":[64],"that":[65,85],"are":[66,158],"not":[67],"suitable":[68],"tile-level":[70,91,105],"dataflows.":[71],"In":[72,94],"this":[73,95],"paper,":[74],"we":[75,97,130,145],"propose":[76,146],"an":[77,110],"analytical":[78],"framework,":[79],"PIMapping,":[80],"supports":[86],"multi-layer":[87,115],"mapping":[89,117,135,177],"optimization.":[93],"work,":[96],"first":[98],"establish":[99],"a":[100,132,147],"general":[101],"representation":[103,112],"dataflow,":[106],"which":[107],"serves":[108],"as":[109],"intermediate":[111],"(IR)":[113],"DNN":[116,163],"scheduling":[119,149],"at":[121,138],"tile":[122],"level.":[123],"Next,":[124],"based":[125],"proposed":[128],"representation,":[129],"introduce":[131],"data":[133],"proximity-based":[134],"method":[136],"aimed":[137],"minimizing":[139],"inter-tile":[141,153,185],"communication":[142,154,182],"overhead.":[143],"Furthermore,":[144],"congestion-aware":[148],"algorithm":[150],"to":[151,160],"minimize":[152],"conflicts.":[155],"Experimental":[156],"case-studies":[157],"conducted":[159],"map":[161],"common":[162],"algorithms":[164],"onto":[165],"different":[166],"architectures.":[168],"The":[169],"results":[170],"significant":[172],"improvements":[173],"over":[174],"state-of-the-art":[176],"framework":[178],"terms":[180],"latency,":[183],"required":[184],"bandwidth,":[186],"pipeline":[188],"efficiency.":[189]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-15T00:00:00"}