{"id":"https://openalex.org/W4414054291","doi":"https://doi.org/10.1109/tcad.2025.3607129","title":"Comprehensive PDN Methodology for DRAM: Early PDN and Iterative PDN","display_name":"Comprehensive PDN Methodology for DRAM: Early PDN and Iterative PDN","publication_year":2025,"publication_date":"2025-09-08","ids":{"openalex":"https://openalex.org/W4414054291","doi":"https://doi.org/10.1109/tcad.2025.3607129"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2025.3607129","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3607129","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085725107","display_name":"Jinhoon Hyun","orcid":null},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jinhoon Hyun","raw_affiliation_strings":["SK Hynix, Incheon, South Korea","SK Hynix, Icheon, Korea"],"affiliations":[{"raw_affiliation_string":"SK Hynix, Incheon, South Korea","institution_ids":["https://openalex.org/I134353371"]},{"raw_affiliation_string":"SK Hynix, Icheon, Korea","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047224826","display_name":"Inchul Jeong","orcid":"https://orcid.org/0000-0002-8619-5034"},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Inchul Jeong","raw_affiliation_strings":["SK Hynix, Incheon, South Korea","SK Hynix, Icheon, Korea"],"affiliations":[{"raw_affiliation_string":"SK Hynix, Incheon, South Korea","institution_ids":["https://openalex.org/I134353371"]},{"raw_affiliation_string":"SK Hynix, Icheon, Korea","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055565550","display_name":"Shinho Chu","orcid":null},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Shinho Chu","raw_affiliation_strings":["SK Hynix, Incheon, South Korea","SK Hynix, Icheon, Korea"],"affiliations":[{"raw_affiliation_string":"SK Hynix, Incheon, South Korea","institution_ids":["https://openalex.org/I134353371"]},{"raw_affiliation_string":"SK Hynix, Icheon, Korea","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012297856","display_name":"Jaemyung Lim","orcid":"https://orcid.org/0000-0002-1073-1304"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaemyung Lim","raw_affiliation_strings":["Department of Electronics Engineering, Hanyang University, Seoul, South Korea","Department of Electronics Engineering, Hanyang university, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Hanyang University, Seoul, South Korea","institution_ids":["https://openalex.org/I4575257"]},{"raw_affiliation_string":"Department of Electronics Engineering, Hanyang university, Seoul, Korea","institution_ids":["https://openalex.org/I4575257"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5085725107"],"corresponding_institution_ids":["https://openalex.org/I134353371"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.25997696,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"45","issue":"4","first_page":"1782","last_page":"1786"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.6187999844551086,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.6187999844551086,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.5895000100135803,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.5648000240325928,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8425999879837036},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6011000275611877},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5594000220298767},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5569999814033508},{"id":"https://openalex.org/keywords/iterative-and-incremental-development","display_name":"Iterative and incremental development","score":0.4652999937534332},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.35589998960494995},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.34860000014305115}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8425999879837036},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.671500027179718},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6011000275611877},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5594000220298767},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5569999814033508},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.503000020980835},{"id":"https://openalex.org/C143587482","wikidata":"https://www.wikidata.org/wiki/Q1543216","display_name":"Iterative and incremental development","level":2,"score":0.4652999937534332},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.43810001015663147},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4023999869823456},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.35589998960494995},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.34860000014305115},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.33489999175071716},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.3294000029563904},{"id":"https://openalex.org/C159694833","wikidata":"https://www.wikidata.org/wiki/Q2321565","display_name":"Iterative method","level":2,"score":0.2833000123500824},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.28049999475479126},{"id":"https://openalex.org/C106246047","wikidata":"https://www.wikidata.org/wiki/Q4928435","display_name":"Iterative design","level":3,"score":0.272599995136261},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.2696000039577484},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2646999955177307},{"id":"https://openalex.org/C2988729646","wikidata":"https://www.wikidata.org/wiki/Q838129","display_name":"Process development","level":2,"score":0.25459998846054077}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2025.3607129","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3607129","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W3120961607","https://openalex.org/W4401568740","https://openalex.org/W3148568549","https://openalex.org/W2098207691","https://openalex.org/W1648516568","https://openalex.org/W361036515","https://openalex.org/W2161286015"],"abstract_inverted_index":{"In":[0],"modern":[1],"DRAM":[2,33,142],"design,":[3],"IR-drop":[4,30],"has":[5,36],"emerged":[6],"as":[7,88],"a":[8,38,89,102],"critical":[9],"factor":[10],"leading":[11],"to":[12,17,83],"operation":[13],"failures,":[14],"primarily":[15],"due":[16],"reduced":[18],"metal":[19],"resources":[20],"and":[21,28,54,68,131,139],"increased":[22],"supply":[23],"current":[24],"demands.":[25],"Consequently,":[26],"estimating":[27],"addressing":[29],"throughout":[31],"the":[32,47,63,92,97,108,112,137],"design":[34,64,71],"process":[35,65],"become":[37],"crucial":[39],"sign-off":[40,72],"consideration.":[41],"The":[42,76],"proposed":[43],"comprehensive":[44],"methodology":[45],"for":[46,91,118],"power":[48],"delivery":[49],"network":[50],"(PDN)":[51],"includes":[52],"accurate":[53],"efficient":[55],"estimation":[56],"at":[57],"two":[58],"key":[59],"stages:":[60],"early":[61],"in":[62],"(Early":[66],"PDN)":[67],"during":[69],"post-physical":[70],"validation":[73],"(Iterative":[74],"PDN).":[75],"Early":[77],"PDN":[78,94,99,125],"approach":[79],"employs":[80],"simplified":[81],"modeling":[82],"achieve":[84],"reasonable":[85],"accuracy,":[86],"serving":[87],"guideline":[90],"initial":[93],"design.":[95],"Subsequently,":[96],"Iterative":[98],"method":[100],"provides":[101],"fast":[103],"yet":[104],"detailed":[105],"analysis":[106],"of":[107,141],"entire":[109],"DRAM,":[110],"including":[111],"PDN,":[113],"ensuring":[114,133],"it":[115],"is":[116],"suitable":[117],"final":[119],"sign-off.":[120],"By":[121],"applying":[122],"this":[123],"methodology,":[124],"behavior":[126],"can":[127],"be":[128],"effectively":[129],"predicted":[130],"optimized,":[132],"robustness.":[134],"This":[135],"enhances":[136],"reliability":[138],"performance":[140],"designs.":[143]},"counts_by_year":[],"updated_date":"2026-03-24T05:59:24.953642","created_date":"2025-10-10T00:00:00"}