{"id":"https://openalex.org/W4413926131","doi":"https://doi.org/10.1109/tcad.2025.3605537","title":"<i>QuickCell</i> : Fast Automatic Design of Standard Cells for Silicon Dangling Bond Logic","display_name":"<i>QuickCell</i> : Fast Automatic Design of Standard Cells for Silicon Dangling Bond Logic","publication_year":2025,"publication_date":"2025-09-02","ids":{"openalex":"https://openalex.org/W4413926131","doi":"https://doi.org/10.1109/tcad.2025.3605537"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2025.3605537","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3605537","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tcad.2025.3605537","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010391359","display_name":"Jan Drewniok","orcid":"https://orcid.org/0000-0002-7545-159X"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jan Drewniok","raw_affiliation_strings":["Chair for Design Automation, Technical University of Munich, Munich, Germany"],"raw_orcid":"https://orcid.org/0000-0002-7545-159X","affiliations":[{"raw_affiliation_string":"Chair for Design Automation, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008488084","display_name":"Marcel Walter","orcid":"https://orcid.org/0000-0001-5660-9518"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Marcel Walter","raw_affiliation_strings":["Chair for Design Automation, Technical University of Munich, Munich, Germany"],"raw_orcid":"https://orcid.org/0000-0001-5660-9518","affiliations":[{"raw_affiliation_string":"Chair for Design Automation, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074746662","display_name":"Samuel Sze Hang Ng","orcid":"https://orcid.org/0000-0001-8061-3074"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Samuel Sze Hang Ng","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada"],"raw_orcid":"https://orcid.org/0000-0001-8061-3074","affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022752881","display_name":"Konrad Walus","orcid":"https://orcid.org/0000-0002-3639-6858"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Konrad Walus","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada"],"raw_orcid":"https://orcid.org/0000-0002-3639-6858","affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004214923","display_name":"Robert Wille","orcid":"https://orcid.org/0000-0002-4993-7860"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Robert Wille","raw_affiliation_strings":["Chair for Design Automation, Technical University of Munich, Munich, Germany"],"raw_orcid":"https://orcid.org/0000-0002-4993-7860","affiliations":[{"raw_affiliation_string":"Chair for Design Automation, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13977896,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"45","issue":"4","first_page":"1769","last_page":"1781"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11301","display_name":"Advanced Surface Polishing Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dangling-bond","display_name":"Dangling bond","score":0.7054892778396606},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.49186086654663086},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3988490700721741},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.28976526856422424},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.2400575876235962}],"concepts":[{"id":"https://openalex.org/C32424582","wikidata":"https://www.wikidata.org/wiki/Q5216183","display_name":"Dangling bond","level":3,"score":0.7054892778396606},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.49186086654663086},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3988490700721741},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.28976526856422424},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.2400575876235962}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2025.3605537","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3605537","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tcad.2025.3605537","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3605537","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1992148234","https://openalex.org/W2319014038","https://openalex.org/W2495506608","https://openalex.org/W2743481823","https://openalex.org/W2798373485","https://openalex.org/W2842665777","https://openalex.org/W2886587644","https://openalex.org/W2965386467","https://openalex.org/W3093608050","https://openalex.org/W4285049382","https://openalex.org/W4386352467","https://openalex.org/W4386352728","https://openalex.org/W4386361455","https://openalex.org/W4386384149","https://openalex.org/W4386763717","https://openalex.org/W4391213133","https://openalex.org/W4391213140","https://openalex.org/W4391236143","https://openalex.org/W4391956609","https://openalex.org/W4392449534","https://openalex.org/W4393178631","https://openalex.org/W4396753576","https://openalex.org/W4396938971","https://openalex.org/W4396949971","https://openalex.org/W4401568372","https://openalex.org/W4401568642","https://openalex.org/W4401752829","https://openalex.org/W4401752885","https://openalex.org/W4401753080","https://openalex.org/W4401753144","https://openalex.org/W4401753384","https://openalex.org/W4403279189","https://openalex.org/W4404134262","https://openalex.org/W4405220433"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W4362684961","https://openalex.org/W2015289208","https://openalex.org/W2055456506","https://openalex.org/W2065084056","https://openalex.org/W1976999746","https://openalex.org/W2064072391","https://openalex.org/W2062368361"],"abstract_inverted_index":{"In":[0,133,176],"recent":[1],"years,Silicon":[2],"Dangling":[3],"Bond(SiDB)":[4],"logic":[5,44,50,64,116,168,245],"has":[6],"emerged":[7],"as":[8],"a":[9,88,93,191,207,216,253,262,281],"promising":[10],"beyond-CMOS":[11],"technology":[12],"due":[13],"to":[14,122,147,199,201,215,223,257,261],"its":[15],"integration":[16],"density":[17],"and":[18,35,102,246,251],"operating":[19],"frequency.":[20],"This":[21,284],"advancement":[22],"is":[23,45,92,118,182],"driving":[24],"the":[25,111,195,211,221,236,241,271,278,294],"development":[26],"of":[27,114,194,204,210,218,264,273,280,296],"comprehensive":[28],"design":[29,37,80,137,165,249,295],"automation":[30],"workflows,":[31],"including":[32],"physical":[33,108,136,258],"simulators":[34],"gate":[36],"tools.":[38],"Unlike":[39],"conventional":[40,135,247],"circuit":[41],"technology,":[42],"where":[43],"implemented":[46],"through":[47,105],"transistors,":[48],"SiDB":[49,115,167,244],"utilizes":[51],"quantum":[52],"dots":[53],"with":[54,267],"variable":[55],"charge":[56],"states.":[57],"By":[58],"strategically":[59],"arranging":[60],"these":[61,186,287],"dots,":[62],"standard":[63,149,163,233,298],"functions":[65,125],"like":[66],"OR,":[67],"AND,":[68],"NAND,":[69],"etc.":[70],"can":[71],"be":[72],"implemented,":[73],"which":[74,127],"are":[75],"usually":[76],"provided":[77],"asStandard":[78],"Cellsin":[79],"processes.":[81],"However,":[82],"finding":[83],"such":[84],"arrangements":[85],"that":[86,97,169,184],"implement":[87],"given":[89,282],"Boolean":[90],"function":[91],"tremendously":[94],"complex":[95,226,297],"task":[96],"involves":[98],"considering":[99],"numerous":[100],"candidates":[101],"verifying":[103],"them":[104],"computationally":[106],"expensive":[107],"simulation.":[109],"Hence,":[110],"automatic":[112,162],"obtainment":[113],"layouts":[117],"thus":[119],"far":[120],"limited":[121],"simple":[123],"2-input":[124],"only\u2014":[126],"already":[128],"require":[129],"substantial":[130],"computation":[131],"resources.":[132],"contrast,":[134],"algorithms":[138],"for":[139,161,166,235,293],"VLSI":[140],"have":[141],"long":[142],"transitioned":[143],"from":[144,270],"single-gate":[145],"considerations":[146],"multi-input":[148],"cells.":[150,299],"To":[151],"address":[152],"this":[153,155],"challenge,":[154],"paper":[156],"proposesQuickCell:":[157],"A":[158],"fast":[159],"algorithm":[160],"cell":[164],"uses":[170],"dedicated":[171],"search":[172,196],"space":[173,197],"pruning":[174,187],"techniques.":[175],"an":[177],"extensive":[178],"experimental":[179],"evaluation,":[180],"it":[181],"demonstrated":[183],"combining":[185],"techniques":[188],"yields":[189],"1)":[190],"drastic":[192],"reduction":[193],"amounting":[198],"up":[200,214],"six":[202],"orders":[203],"magnitude,":[205],"2)":[206],"corresponding":[208],"decrease":[209],"runtime":[212],"by":[213,289],"factor":[217,263],"91,":[219],"3)":[220],"capability":[222],"handle":[224],"more":[225],"functionality,":[227],"as,":[228],"e.":[229],"g.,":[230],"utilized":[231],"in":[232],"cells,":[234],"first":[237],"time,":[238],"significantly":[239],"narrowing":[240],"gap":[242],"between":[243],"CMOS":[248],"paradigms,":[250],"4)":[252],"significant":[254],"speedup":[255],"compared":[256],"simulation":[259],"(up":[260],"10":[265],"000),":[266],"near":[268],"independence":[269],"number":[272],"I/O":[274],"pins":[275],"when":[276],"determining":[277],"non-operationality":[279],"layout.":[283],"efficiency":[285],"makes":[286],"techniques\u2014and":[288],"extensionQuickCell\u2014a":[290],"powerful":[291],"enabler":[292]},"counts_by_year":[],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}