{"id":"https://openalex.org/W4411949947","doi":"https://doi.org/10.1109/tcad.2025.3582175","title":"AnaCraft: Duel-Play Probabilistic-Model-Based Reinforcement Learning for Sample-Efficient PVT-Robust Analog Circuit Sizing Optimization","display_name":"AnaCraft: Duel-Play Probabilistic-Model-Based Reinforcement Learning for Sample-Efficient PVT-Robust Analog Circuit Sizing Optimization","publication_year":2025,"publication_date":"2025-07-02","ids":{"openalex":"https://openalex.org/W4411949947","doi":"https://doi.org/10.1109/tcad.2025.3582175"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2025.3582175","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3582175","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081690392","display_name":"Mohsen Ahmadzadeh","orcid":"https://orcid.org/0000-0003-1113-092X"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Mohsen Ahmadzadeh","raw_affiliation_strings":["Department of Electrical Engineering, KU Leuven, Leuven, Belgium","Department of Electrical Engineering (ESAT), KU Leuven, Leuven, Belgium"],"raw_orcid":"https://orcid.org/0000-0003-1113-092X","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, KU Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]},{"raw_affiliation_string":"Department of Electrical Engineering (ESAT), KU Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073743729","display_name":"Jan Lappas","orcid":null},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]},{"id":"https://openalex.org/I73114660","display_name":"University of Applied Sciences Kaiserslautern","ror":"https://ror.org/05dkqa017","country_code":"DE","type":"education","lineage":["https://openalex.org/I73114660"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jan Lappas","raw_affiliation_strings":["Microelectronic Systems Design Research Group, University of Kaiserslautern&#x2013;Landau, Kaiserslautern, Germany","Microelectronic Systems Design Research Group, University of Kaiserslautern-Landau, Kaiserslautern, Germany"],"raw_orcid":"https://orcid.org/0009-0009-5890-9966","affiliations":[{"raw_affiliation_string":"Microelectronic Systems Design Research Group, University of Kaiserslautern&#x2013;Landau, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I73114660","https://openalex.org/I153267046"]},{"raw_affiliation_string":"Microelectronic Systems Design Research Group, University of Kaiserslautern-Landau, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059285190","display_name":"Norbert Wehn","orcid":"https://orcid.org/0000-0002-9010-086X"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]},{"id":"https://openalex.org/I73114660","display_name":"University of Applied Sciences Kaiserslautern","ror":"https://ror.org/05dkqa017","country_code":"DE","type":"education","lineage":["https://openalex.org/I73114660"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Norbert Wehn","raw_affiliation_strings":["Microelectronic Systems Design Research Group, University of Kaiserslautern&#x2013;Landau, Kaiserslautern, Germany","Microelectronic Systems Design Research Group, University of Kaiserslautern-Landau, Kaiserslautern, Germany"],"raw_orcid":"https://orcid.org/0000-0002-9010-086X","affiliations":[{"raw_affiliation_string":"Microelectronic Systems Design Research Group, University of Kaiserslautern&#x2013;Landau, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I73114660","https://openalex.org/I153267046"]},{"raw_affiliation_string":"Microelectronic Systems Design Research Group, University of Kaiserslautern-Landau, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029270525","display_name":"Georges Gielen","orcid":"https://orcid.org/0000-0002-4061-9428"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Georges Gielen","raw_affiliation_strings":["Department of Electrical Engineering, KU Leuven, Leuven, Belgium","Department of Electrical Engineering (ESAT), KU Leuven, Leuven, Belgium"],"raw_orcid":"https://orcid.org/0000-0002-4061-9428","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, KU Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]},{"raw_affiliation_string":"Department of Electrical Engineering (ESAT), KU Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5081690392"],"corresponding_institution_ids":["https://openalex.org/I99464096"],"apc_list":null,"apc_paid":null,"fwci":3.2656,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.92276499,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":"45","issue":"2","first_page":"901","last_page":"914"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.8390612006187439},{"id":"https://openalex.org/keywords/reinforcement-learning","display_name":"Reinforcement learning","score":0.6213062405586243},{"id":"https://openalex.org/keywords/sample","display_name":"Sample (material)","score":0.6132060289382935},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5811099410057068},{"id":"https://openalex.org/keywords/probabilistic-logic","display_name":"Probabilistic logic","score":0.5068259835243225},{"id":"https://openalex.org/keywords/reinforcement","display_name":"Reinforcement","score":0.500873327255249},{"id":"https://openalex.org/keywords/sample-and-hold","display_name":"Sample and hold","score":0.4548805356025696},{"id":"https://openalex.org/keywords/sample-complexity","display_name":"Sample complexity","score":0.428719162940979},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.4009103775024414},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17213675379753113},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.16945931315422058},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07846036553382874}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.8390612006187439},{"id":"https://openalex.org/C97541855","wikidata":"https://www.wikidata.org/wiki/Q830687","display_name":"Reinforcement learning","level":2,"score":0.6213062405586243},{"id":"https://openalex.org/C198531522","wikidata":"https://www.wikidata.org/wiki/Q485146","display_name":"Sample (material)","level":2,"score":0.6132060289382935},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5811099410057068},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.5068259835243225},{"id":"https://openalex.org/C67203356","wikidata":"https://www.wikidata.org/wiki/Q1321905","display_name":"Reinforcement","level":2,"score":0.500873327255249},{"id":"https://openalex.org/C206565188","wikidata":"https://www.wikidata.org/wiki/Q836482","display_name":"Sample and hold","level":3,"score":0.4548805356025696},{"id":"https://openalex.org/C2778445095","wikidata":"https://www.wikidata.org/wiki/Q18354077","display_name":"Sample complexity","level":2,"score":0.428719162940979},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.4009103775024414},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17213675379753113},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.16945931315422058},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07846036553382874},{"id":"https://openalex.org/C43617362","wikidata":"https://www.wikidata.org/wiki/Q170050","display_name":"Chromatography","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2025.3582175","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3582175","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:lirias2repo.kuleuven.be:20.500.12942/768195","is_oa":false,"landing_page_url":"https://lirias.kuleuven.be/handle/20.500.12942/768195","pdf_url":null,"source":{"id":"https://openalex.org/S4306401954","display_name":"Lirias (KU Leuven)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I99464096","host_organization_name":"KU Leuven","host_organization_lineage":["https://openalex.org/I99464096"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"Ieee Transactions On Computer-Aided Design Of Integrated Circuits And Systems, vol. 45 (2)","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8091085102","display_name":null,"funder_award_id":"101019982","funder_id":"https://openalex.org/F4320334678","funder_display_name":"European Research Council"}],"funders":[{"id":"https://openalex.org/F4320334678","display_name":"European Research Council","ror":"https://ror.org/0472cxd90"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W2116157560","https://openalex.org/W2877093712","https://openalex.org/W4310614650"],"abstract_inverted_index":{"Recent":[0],"advancements":[1],"in":[2,95,166,180],"machine":[3],"learning":[4,73],"offer":[5],"the":[6,34,62,82,129,153,161],"potential":[7],"for":[8,15,75,87,151,196],"finding":[9],"faster":[10],"and":[11,25,97,141,199,217],"robust":[12,76],"optimization":[13,132],"approaches":[14],"analog":[16,54],"circuit":[17,45,55,77,88,115,179,215],"design":[18,78],"automation.":[19,79],"However,":[20],"fully":[21],"automated":[22],"yet":[23],"fast":[24],"PVT-robust":[26,53,193],"sizing":[27,56,109,154,162],"algorithms":[28],"are":[29],"still":[30],"lacking":[31],"as":[32,171,173],"even":[33],"most":[35],"recent":[36],"methods":[37],"continue":[38],"to":[39,64,105,112,143,191,212,222],"require":[40],"extensive":[41],"simulations":[42,216],"or":[43],"domain-specific":[44],"expertise.":[46],"In":[47],"this":[48,126],"paper,":[49],"we":[50,100],"present":[51],"a":[52,102,167,175,181,205],"method,":[57],"called":[58],"AnaCraft,":[59],"that":[60],"is":[61,139],"first":[63],"introduce":[65,101],"an":[66,120,134],"adversarial":[67,121],"training":[68],"scheme":[69,104],"of":[70,136,148,163,208],"multi-agent":[71],"reinforcement":[72],"(RL)":[74],"We":[80,124,156],"adopt":[81],"soft":[83],"actor-critic":[84,93],"(SAC)":[85],"agent":[86],"sizing,":[89],"which":[90],"outperforms":[91],"other":[92],"agents":[94,110],"stability":[96],"robustness.":[98],"Then,":[99],"duel-play":[103],"address":[106],"PVT-robustness,":[107],"where":[108],"cooperate":[111],"find":[113,192],"optimal":[114],"parameters":[116],"while":[117],"competing":[118],"with":[119,128,210],"PVT":[122],"agent.":[123],"combine":[125],"approach":[127],"model-based":[130],"policy":[131],"method:":[133],"ensemble":[135],"probabilistic":[137],"models":[138],"trained":[140],"used":[142],"extract":[144],"many":[145],"short":[146],"rollouts":[147],"generated":[149],"data":[150,177],"updating":[152],"agents.":[155],"test":[157],"our":[158,188],"algorithm":[159],"on":[160,174],"operational":[164],"amplifiers":[165],"45nm":[168],"CMOS":[169],"technology,":[170],"well":[172],"complex":[176],"receiver":[178],"predictive":[182],"7nm":[183],"FinFET":[184],"technology.":[185],"This":[186],"demonstrates":[187],"approach\u2019s":[189],"ability":[190],"power-area-optimal":[194],"sizes":[195],"advanced":[197],"technologies":[198],"circuits.":[200],"Our":[201],"proposed":[202],"method":[203],"achieves":[204],"higher":[206],"figure":[207],"merit":[209],"up":[211],"3x":[213],"fewer":[214],"2x":[218],"less":[219],"runtime":[220],"compared":[221],"existing":[223],"state-of-the-art":[224],"methods.":[225]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}
