{"id":"https://openalex.org/W4410639847","doi":"https://doi.org/10.1109/tcad.2025.3573225","title":"Automated Bitstream-Level Cost-Reliability Design-Space Exploration for SRAM-Based FPGAs","display_name":"Automated Bitstream-Level Cost-Reliability Design-Space Exploration for SRAM-Based FPGAs","publication_year":2025,"publication_date":"2025-05-23","ids":{"openalex":"https://openalex.org/W4410639847","doi":"https://doi.org/10.1109/tcad.2025.3573225"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2025.3573225","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3573225","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tcad.2025.3573225","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028238740","display_name":"Christian Fibich","orcid":"https://orcid.org/0000-0001-8499-1507"},"institutions":[{"id":"https://openalex.org/I121760703","display_name":"University of Applied Sciences Technikum Wien","ror":"https://ror.org/04jsx0x49","country_code":"AT","type":"education","lineage":["https://openalex.org/I121760703"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Christian Fibich","raw_affiliation_strings":["Department of Electronic Engineering and Entrepreneurship, Research Group Embedded Systems, University of Applied Sciences Technikum Wien, Vienna, Austria"],"raw_orcid":"https://orcid.org/0000-0001-8499-1507","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering and Entrepreneurship, Research Group Embedded Systems, University of Applied Sciences Technikum Wien, Vienna, Austria","institution_ids":["https://openalex.org/I121760703"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028034207","display_name":"Martin Horauer","orcid":"https://orcid.org/0000-0001-6835-0662"},"institutions":[{"id":"https://openalex.org/I121760703","display_name":"University of Applied Sciences Technikum Wien","ror":"https://ror.org/04jsx0x49","country_code":"AT","type":"education","lineage":["https://openalex.org/I121760703"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Martin Horauer","raw_affiliation_strings":["Department of Electronic Engineering and Entrepreneurship, Research Group Embedded Systems, University of Applied Sciences Technikum Wien, Vienna, Austria"],"raw_orcid":"https://orcid.org/0000-0001-6835-0662","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering and Entrepreneurship, Research Group Embedded Systems, University of Applied Sciences Technikum Wien, Vienna, Austria","institution_ids":["https://openalex.org/I121760703"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007015294","display_name":"Roman Obermaisser","orcid":"https://orcid.org/0009-0002-4483-1503"},"institutions":[{"id":"https://openalex.org/I206895457","display_name":"University of Siegen","ror":"https://ror.org/02azyry73","country_code":"DE","type":"education","lineage":["https://openalex.org/I206895457"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Roman Obermaisser","raw_affiliation_strings":["Embedded Systems, University of Siegen, Siegen, Germany","Chair for Embedded Systems, University of Siegen, Germany"],"raw_orcid":"https://orcid.org/0009-0002-4483-1503","affiliations":[{"raw_affiliation_string":"Embedded Systems, University of Siegen, Siegen, Germany","institution_ids":["https://openalex.org/I206895457"]},{"raw_affiliation_string":"Chair for Embedded Systems, University of Siegen, Germany","institution_ids":["https://openalex.org/I206895457"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09082921,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"45","issue":"1","first_page":"218","last_page":"231"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.8226203918457031},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7876421213150024},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7689608335494995},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.714110791683197},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6381595134735107},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6369304656982422},{"id":"https://openalex.org/keywords/space","display_name":"Space (punctuation)","score":0.5011918544769287},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4679865837097168},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4330558776855469},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3415113091468811},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17360198497772217},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16186311841011047},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.11811023950576782},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07829540967941284}],"concepts":[{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.8226203918457031},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7876421213150024},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7689608335494995},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.714110791683197},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6381595134735107},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6369304656982422},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.5011918544769287},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4679865837097168},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4330558776855469},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3415113091468811},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17360198497772217},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16186311841011047},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.11811023950576782},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07829540967941284},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2025.3573225","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3573225","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tcad.2025.3573225","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3573225","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G4331375266","display_name":null,"funder_award_id":"MA23 Projekt 35-02","funder_id":"https://openalex.org/F4320326594","funder_display_name":"Magistrat der Stadt Wien"},{"id":"https://openalex.org/G6860253179","display_name":null,"funder_award_id":"MA23 35-02","funder_id":"https://openalex.org/F4320328516","funder_display_name":"Department of Municipal Affairs and Environment"}],"funders":[{"id":"https://openalex.org/F4320326594","display_name":"Magistrat der Stadt Wien","ror":null},{"id":"https://openalex.org/F4320328516","display_name":"Department of Municipal Affairs and Environment","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W165265432","https://openalex.org/W1970661824","https://openalex.org/W1972263744","https://openalex.org/W2018453359","https://openalex.org/W2054145446","https://openalex.org/W2058923947","https://openalex.org/W2061205755","https://openalex.org/W2106635847","https://openalex.org/W2107977732","https://openalex.org/W2126105956","https://openalex.org/W2126864610","https://openalex.org/W2127567815","https://openalex.org/W2134409306","https://openalex.org/W2401610261","https://openalex.org/W2402647458","https://openalex.org/W2471114850","https://openalex.org/W2727153226","https://openalex.org/W2749187408","https://openalex.org/W2897567095","https://openalex.org/W2898329321","https://openalex.org/W2901285592","https://openalex.org/W2951981700","https://openalex.org/W3094524581","https://openalex.org/W3140688654","https://openalex.org/W3142488006","https://openalex.org/W3186013935","https://openalex.org/W3203657088","https://openalex.org/W4212798881","https://openalex.org/W4234325171","https://openalex.org/W4289713485","https://openalex.org/W4312836550","https://openalex.org/W4319870495","https://openalex.org/W4362633621","https://openalex.org/W4379115515","https://openalex.org/W4379116037","https://openalex.org/W4385412008","https://openalex.org/W4385585401","https://openalex.org/W4394596747","https://openalex.org/W4400193644","https://openalex.org/W4402811376"],"related_works":["https://openalex.org/W4319430423","https://openalex.org/W4390224957","https://openalex.org/W4323831234","https://openalex.org/W2544043553","https://openalex.org/W4311839959","https://openalex.org/W1982685694","https://openalex.org/W49599899","https://openalex.org/W2121309702","https://openalex.org/W3217774925","https://openalex.org/W2040087757"],"abstract_inverted_index":{"Triple":[0],"Modular":[1],"Redundancy":[2],"(TMR)":[3],"is":[4,72],"a":[5,49,67,75,107,129,154,161,170],"common":[6],"approach":[7,53,71,109,135,151],"to":[8,168],"mitigate":[9],"the":[10,29,88,117,120,125,134,139,166,175],"effects":[11],"of":[12,31,64,119,124,138,157],"Single-Event":[13],"Upsets":[14],"(SEUs)":[15],"in":[16,28,66],"SRAM-based":[17],"Field-Programmable":[18],"Gate":[19],"Arrays":[20],"(FPGAs),":[21],"where":[22],"these":[23],"faults":[24],"may":[25],"cause":[26],"changes":[27],"configuration":[30],"logic":[32],"or":[33,178],"interconnect":[34],"resources.":[35],"Partial":[36],"TMR":[37,62,141,158],"aims":[38],"at":[39],"balancing":[40],"SEU":[41],"mitigation":[42],"with":[43],"redundancy":[44],"costs.":[45],"This":[46],"work":[47],"introduces":[48],"Design-Space":[50],"Exploration":[51],"(DSE)":[52],"that":[54,172],"automatically":[55],"generates":[56,153],"and":[57,83,106,114,128],"evaluates":[58],"cost-reliability-optimized,":[59],"Pareto-optimal":[60],"partial":[61],"configurations":[63],"modules":[65],"hierarchical":[68],"design.":[69],"The":[70,149],"evaluated":[73],"using":[74],"proof-of-concept":[76],"implementation":[77],"for":[78],"AMD\u2019s":[79],"7":[80],"Series":[81],"FPGAs":[82],"five":[84],"case-study":[85],"designs,":[86],"including":[87],"NEORV32":[89],"RISC-V":[90],"CPU.":[91],"Multiple":[92],"fitness":[93],"assignment":[94],"variants":[95],"\u2013":[96],"based":[97],"on":[98],"static":[99],"bitstream":[100],"analysis,":[101],"(statistical)":[102],"fault":[103],"injection":[104],"results,":[105],"combined":[108],"\u2013-are":[110],"compared":[111],"regarding":[112],"effectiveness":[113],"runtime.":[115],"Comparing":[116],"hypervolumes":[118],"generated":[121,131,140],"Pareto":[122],"fronts":[123],"final":[126],"generation":[127],"randomly":[130],"starting":[132],"generation,":[133],"improves":[136],"cost-effectiveness":[137],"solutions":[142,159],"by":[143],"17%\u201352%,":[144],"delivering":[145],"an":[146],"attractive":[147],"benefit-cost-ratio.":[148],"presented":[150],"effectively":[152],"diverse":[155],"set":[156],"across":[160],"wide":[162],"cost-reliability":[163,181],"range,":[164],"allowing":[165],"designer":[167],"choose":[169],"variant":[171],"best":[173],"fulfills":[174],"application\u2019s,":[176],"mission\u2019s,":[177],"mission":[179],"phase\u2019s":[180],"requirements.":[182]},"counts_by_year":[],"updated_date":"2026-01-08T20:05:33.558190","created_date":"2025-10-10T00:00:00"}