{"id":"https://openalex.org/W4410582933","doi":"https://doi.org/10.1109/tcad.2025.3572343","title":"EDWAC: A Deadlock-Free Scheme for Compiling Whole Programs Onto Dynamically Reconfigurable Dataflow Architectures","display_name":"EDWAC: A Deadlock-Free Scheme for Compiling Whole Programs Onto Dynamically Reconfigurable Dataflow Architectures","publication_year":2025,"publication_date":"2025-05-21","ids":{"openalex":"https://openalex.org/W4410582933","doi":"https://doi.org/10.1109/tcad.2025.3572343"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2025.3572343","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3572343","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Jinyi Chen","orcid":"https://orcid.org/0009-0002-5733-9710"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinyi Chen","raw_affiliation_strings":["School of Integrated Circuits, Tsinghua University, Beijing, China"],"raw_orcid":"https://orcid.org/0009-0002-5733-9710","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102891205","display_name":"Jianfeng Zhu","orcid":"https://orcid.org/0000-0002-0485-8034"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianfeng Zhu","raw_affiliation_strings":["School of Integrated Circuits, Tsinghua University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0002-0485-8034","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032731006","display_name":"Xingchen Man","orcid":"https://orcid.org/0000-0003-3711-9518"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xingchen Man","raw_affiliation_strings":["School of Integrated Circuits, Tsinghua University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0003-3711-9518","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032644969","display_name":"Guihuan Song","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guihuan Song","raw_affiliation_strings":["School of Integrated Circuits, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022426477","display_name":"Zijiao Ma","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zijiao Ma","raw_affiliation_strings":["School of Integrated Circuits, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Shanxin Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shanxin Chen","raw_affiliation_strings":["School of Integrated Circuits, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017909520","display_name":"Chunyang Feng","orcid":"https://orcid.org/0009-0004-7497-119X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chunyang Feng","raw_affiliation_strings":["School of Integrated Circuits, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100699391","display_name":"Liu Yang","orcid":"https://orcid.org/0000-0003-0308-7642"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yang Liu","raw_affiliation_strings":["School of Integrated Circuits, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036023084","display_name":"Shaojun Wei","orcid":"https://orcid.org/0000-0001-5117-7920"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shaojun Wei","raw_affiliation_strings":["School of Integrated Circuits, Tsinghua University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0001-5117-7920","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100358856","display_name":"Leibo Liu","orcid":"https://orcid.org/0000-0001-7548-4116"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Leibo Liu","raw_affiliation_strings":["School of Integrated Circuits, Tsinghua University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0001-7548-4116","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":10,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08449415,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"45","issue":"1","first_page":"204","last_page":"217"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9884999990463257,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.9364255666732788},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.7785682678222656},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7644169330596924},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.7385309934616089},{"id":"https://openalex.org/keywords/dataflow-architecture","display_name":"Dataflow architecture","score":0.6216916441917419},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5818150639533997},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5172472596168518},{"id":"https://openalex.org/keywords/deadlock-prevention-algorithms","display_name":"Deadlock prevention algorithms","score":0.4198405146598816},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.40042534470558167},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3516573905944824},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.045124948024749756}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.9364255666732788},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.7785682678222656},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7644169330596924},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.7385309934616089},{"id":"https://openalex.org/C176727019","wikidata":"https://www.wikidata.org/wiki/Q1172415","display_name":"Dataflow architecture","level":3,"score":0.6216916441917419},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5818150639533997},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5172472596168518},{"id":"https://openalex.org/C113429609","wikidata":"https://www.wikidata.org/wiki/Q4060699","display_name":"Deadlock prevention algorithms","level":3,"score":0.4198405146598816},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.40042534470558167},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3516573905944824},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.045124948024749756},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2025.3572343","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3572343","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W1502361557","https://openalex.org/W1529010373","https://openalex.org/W1887556625","https://openalex.org/W1964718922","https://openalex.org/W2002328969","https://openalex.org/W2012114780","https://openalex.org/W2023027709","https://openalex.org/W2036868494","https://openalex.org/W2090233342","https://openalex.org/W2091158003","https://openalex.org/W2104922219","https://openalex.org/W2113014586","https://openalex.org/W2113857987","https://openalex.org/W2123412205","https://openalex.org/W2134626271","https://openalex.org/W2139637699","https://openalex.org/W2154332652","https://openalex.org/W2161825883","https://openalex.org/W2171532807","https://openalex.org/W2626211758","https://openalex.org/W2626953429","https://openalex.org/W2741661236","https://openalex.org/W2911433361","https://openalex.org/W2964177126","https://openalex.org/W2980612421","https://openalex.org/W3016769527","https://openalex.org/W3158233278","https://openalex.org/W3160056598","https://openalex.org/W3171209294","https://openalex.org/W3190681843","https://openalex.org/W3212406114","https://openalex.org/W4231369534","https://openalex.org/W4231735907","https://openalex.org/W4236272793","https://openalex.org/W4243315213","https://openalex.org/W4243997082","https://openalex.org/W4248959645","https://openalex.org/W4280493956","https://openalex.org/W4281852241","https://openalex.org/W4293023370","https://openalex.org/W4308084052","https://openalex.org/W4379160785","https://openalex.org/W4386764501"],"related_works":["https://openalex.org/W2564598376","https://openalex.org/W1484403103","https://openalex.org/W2584408851","https://openalex.org/W2115158825","https://openalex.org/W2101960124","https://openalex.org/W4377693460","https://openalex.org/W2033683327","https://openalex.org/W2783505431","https://openalex.org/W2521947294","https://openalex.org/W4236419692"],"abstract_inverted_index":{"Coarse-grained":[0],"Reconfigurable":[1],"Arrays":[2],"(CGRAs)":[3],"have":[4,47],"become":[5],"prevailing":[6],"to":[7,26,35,74,96],"accelerate":[8],"regular":[9],"kernels":[10],"coupled":[11],"with":[12,59,159],"a":[13,32,98,119,137,143,151,160],"host":[14,40],"processor.":[15],"As":[16],"the":[17,37,54,76,133],"end-to-end":[18],"applications":[19],"are":[20,109],"increasingly":[21],"complex,":[22],"it":[23,93],"is":[24,94],"necessary":[25],"consider":[27],"mapping":[28,100],"whole":[29,55],"programs":[30],"onto":[31],"monolithic":[33],"CGRA,":[34],"avoid":[36],"bottleneck":[38],"of":[39,80,89],"communication":[41],"implied":[42],"by":[43,136],"Amdahl\u2019s":[44],"law.State-of-the-art":[45],"studies":[46],"developed":[48],"compiling":[49],"methods":[50,64],"that":[51,122],"spatially":[52],"pipeline":[53],"program":[56],"over":[57],"hardware":[58,90],"many":[60],"cores.":[61],"However,":[62],"these":[63],"mainly":[65],"focus":[66],"on":[67,101],"static":[68],"reconfigurable":[69,103,128],"dataflow":[70,81,104,129],"architectures":[71,105],"and":[72,87,146,150,168,177],"fail":[73],"exploit":[75],"dynamic":[77,102,127],"reconfiguration":[78],"potential":[79],"architectures,":[82],"resulting":[83],"in":[84],"suboptimal":[85],"performance":[86],"underutilization":[88],"resources.":[91],"Nevertheless,":[92],"nontrivial":[95],"generate":[97],"performant":[99],"since":[106],"instruction-level":[107],"deadlocks":[108],"introduced.":[110],"To":[111],"address":[112],"this":[113,115],"challenge,":[114],"paper":[116],"proposes":[117],"EDWAC,":[118],"whole-program":[120],"compiler":[121],"generates":[123],"high-quality":[124],"configurations":[125],"for":[126],"architectures.":[130],"EDWAC":[131,172],"resolves":[132],"deadlock":[134],"problem":[135],"two-stage":[138],"deadlock-prevention":[139],"mechanism,":[140],"which":[141],"comprises":[142],"shared-resource-constrained":[144],"Place":[145],"Route":[147],"(PnR)":[148],"stage,":[149],"Finite":[152],"State":[153],"Machine(FSM)-based":[154],"resource":[155,175],"reallocation":[156],"stage.":[157],"Together":[158],"gated":[161],"control":[162],"flow":[163],"Intermediate":[164],"Representation":[165],"(IR)":[166],"design":[167],"throughput-oriented":[169],"optimization":[170],"methods,":[171],"achieves":[173],"exceptional":[174],"utilization":[176],"PnR":[178],"feasibility.":[179]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}