{"id":"https://openalex.org/W4409683517","doi":"https://doi.org/10.1109/tcad.2025.3563420","title":"GRIPT: Graph Attention-Assisted Inductive Methodology for Fast and Accurate Average Power Estimation From RTL Simulation Skipping Gate-Level Simulation","display_name":"GRIPT: Graph Attention-Assisted Inductive Methodology for Fast and Accurate Average Power Estimation From RTL Simulation Skipping Gate-Level Simulation","publication_year":2025,"publication_date":"2025-04-22","ids":{"openalex":"https://openalex.org/W4409683517","doi":"https://doi.org/10.1109/tcad.2025.3563420"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2025.3563420","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3563420","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039455965","display_name":"M B Rakesh","orcid":null},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M. B. Rakesh","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Hyderabad, Hyderabad, India","Department of Electrical Engineering, Indian Institute of Technology, Hyderabad, India"],"raw_orcid":"https://orcid.org/0000-0002-7819-551X","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Hyderabad, Hyderabad, India","institution_ids":["https://openalex.org/I65181880"]},{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Hyderabad, India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052017511","display_name":"Pabitra Das","orcid":"https://orcid.org/0000-0002-3511-5671"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pabitra Das","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Hyderabad, Hyderabad, India","Department of Electrical Engineering, Indian Institute of Technology, Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Hyderabad, Hyderabad, India","institution_ids":["https://openalex.org/I65181880"]},{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Hyderabad, India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055874824","display_name":"Sai Pranav K R","orcid":null},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"K. R. Sai Pranav","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Hyderabad, Hyderabad, India","Department of Electrical Engineering, Indian Institute of Technology, Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Hyderabad, Hyderabad, India","institution_ids":["https://openalex.org/I65181880"]},{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Hyderabad, India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044085104","display_name":"Amit Acharyya","orcid":"https://orcid.org/0000-0002-5636-0676"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Amit Acharyya","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Hyderabad, Hyderabad, India","Department of Electrical Engineering, Indian Institute of Technology, Hyderabad, India"],"raw_orcid":"https://orcid.org/0000-0002-5636-0676","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Hyderabad, Hyderabad, India","institution_ids":["https://openalex.org/I65181880"]},{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Hyderabad, India","institution_ids":["https://openalex.org/I65181880"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I65181880"],"apc_list":null,"apc_paid":null,"fwci":0.4626,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.61850232,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"44","issue":"11","first_page":"4209","last_page":"4221"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9876000285148621,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9639000296592712,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5724461674690247},{"id":"https://openalex.org/keywords/estimation","display_name":"Estimation","score":0.44314077496528625},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3292046785354614},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13406598567962646}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5724461674690247},{"id":"https://openalex.org/C96250715","wikidata":"https://www.wikidata.org/wiki/Q965330","display_name":"Estimation","level":2,"score":0.44314077496528625},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3292046785354614},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13406598567962646},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2025.3563420","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3563420","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320325255","display_name":"Ministry of Electronics and Information technology","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1571040034","https://openalex.org/W2028471996","https://openalex.org/W2112173236","https://openalex.org/W2132022337","https://openalex.org/W2138689074","https://openalex.org/W2152406824","https://openalex.org/W2157762168","https://openalex.org/W2907492528","https://openalex.org/W2964015378","https://openalex.org/W3003681287","https://openalex.org/W3092027164","https://openalex.org/W3124806699","https://openalex.org/W3169517138","https://openalex.org/W3176708584","https://openalex.org/W3199624392","https://openalex.org/W3200354549","https://openalex.org/W3201504383","https://openalex.org/W4206482253","https://openalex.org/W4210938977","https://openalex.org/W4293261952","https://openalex.org/W4311224387","https://openalex.org/W4381163492"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"GRIPT,":[3],"a":[4,12,230],"novel":[5],"graph":[6],"attention-based":[7],"inductive":[8,37],"methodology":[9,32,201],"that":[10],"enables":[11],"fast":[13],"and":[14,71,79,94,133,141,163,190,196,209,224,238,244,252,277],"accurate":[15],"average":[16,183,214,257],"power":[17,206,215,274],"estimation":[18,207,275],"of":[19,102,118,125,185,216,233,261,266],"synthesized":[20],"ASIC":[21],"Design":[22],"from":[23,50,131,143],"RTL":[24,52,205],"simulation,":[25],"bypassing":[26],"gate-level":[27,273],"simulation.":[28],"The":[29,151,247],"proposed":[30,61,104,120,152,172,199,248],"GRIPT":[31,62,105,121,153,200,249],"with":[33,229,255],"features-aided":[34],"attention":[35],"mechanism-based":[36],"Graph":[38],"Neural":[39],"Network":[40],"(GNN)":[41],"model":[42,106,158],"propagates":[43],"the":[44,51,56,60,86,100,103,116,119,144,155,161,171,198,203,213,271],"input":[45],"wires\u2019":[46],"toggle":[47,108,167],"rates":[48,168],"acquired":[49],"SAIF":[53],"file":[54],"through":[55],"circuit.":[57],"We":[58,91,114],"examine":[59],"methodology\u2019s":[63],"versatility":[64,195],"by":[65,122],"testing":[66,123],"circuits":[67,124,134,217],"across":[68,111,177],"technology":[69,89,112,178,227],"nodes":[70,179],"foundries":[72],"like":[73,128],"TSMC":[74,87,219],"65nm,":[75,220],"40nm,":[76,221],"90nm,":[77,222],"130nm":[78],"GF":[80,225],"40nm":[81,226],"while":[82],"training":[83,149],"exclusively":[84],"on":[85],"65nm":[88],"node.":[90],"introduce":[92],"unseen":[93,162],"untrained":[95,164],"logic":[96,165],"cells":[97],"to":[98,169,180,270],"test":[99],"transferability":[101,174],"in":[107,159,211],"rate":[109],"prediction":[110],"nodes.":[113],"evaluate":[115],"scalability":[117],"considerable":[126],"size,":[127],"circuit":[129],"trigonometry":[130],"OpenCores,":[132],"arbiter,":[135],"multiplier,":[136],"div,":[137],"log2,":[138],"sin,":[139],"square":[140],"sqrt":[142],"EPFL":[145],"benchmark":[146],"suite,":[147],"without":[148],"them.":[150],"surpasses":[154],"state-of-the-art":[156],"GRANNITE":[157,210],"predicting":[160],"cell\u2019s":[166],"justify":[170],"GRIPT\u2019s":[173],"for":[175],"designs":[176],"achieve":[181],"an":[182,256],"improvement":[184,232],"6.74%,":[186],"5.53%,":[187],"8.93%,":[188],"6.88%":[189],"7.22%,":[191],"respectively.":[192,246,279],"To":[193],"demonstrate":[194],"scalability,":[197],"outperforms":[202],"commercial":[204,272],"tool":[208,276],"estimating":[212],"spanning":[218],"130nm,":[223],"nodes,":[228],"mean":[231],"23.42%,":[234],"16.59%,":[235],"16.35%,":[236],"27.16%,":[237],"28.87%;":[239],"2.01%,":[240],"0.97%,":[241],"0.98%,":[242],"1.6%":[243],"2.72%,":[245],"is":[250],"12.57X":[251],"1.1X":[253],"faster,":[254],"inference":[258],"throughput":[259],"(number":[260],"cycles":[262],"inferred":[263],"per":[264],"second)":[265],"1384.6":[267],"Hz":[268],"compared":[269],"GRANNITE,":[278]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}