{"id":"https://openalex.org/W4409640884","doi":"https://doi.org/10.1109/tcad.2025.3562952","title":"Routability-Driven Macro Placement Engine for Modern FPGAs With Complex Cascade Shape and Region Constraints","display_name":"Routability-Driven Macro Placement Engine for Modern FPGAs With Complex Cascade Shape and Region Constraints","publication_year":2025,"publication_date":"2025-04-21","ids":{"openalex":"https://openalex.org/W4409640884","doi":"https://doi.org/10.1109/tcad.2025.3562952"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2025.3562952","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3562952","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050333667","display_name":"Hao Gu","orcid":"https://orcid.org/0000-0002-3110-2531"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Gu","raw_affiliation_strings":["National ASIC System Engineering Research Center, School of Integrated Circuits, Southeast University, Nanjing, China","School of Integrated Circuits, National ASIC System Engineering Research Center, Southeast University, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0002-3110-2531","affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Research Center, School of Integrated Circuits, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]},{"raw_affiliation_string":"School of Integrated Circuits, National ASIC System Engineering Research Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101513424","display_name":"Jian Gu","orcid":"https://orcid.org/0009-0004-2418-0170"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jian Gu","raw_affiliation_strings":["National ASIC System Engineering Research Center, School of Integrated Circuits, Southeast University, Nanjing, China","School of Integrated Circuits, National ASIC System Engineering Research Center, Southeast University, Nanjing, China"],"raw_orcid":"https://orcid.org/0009-0004-2418-0170","affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Research Center, School of Integrated Circuits, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]},{"raw_affiliation_string":"School of Integrated Circuits, National ASIC System Engineering Research Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081768224","display_name":"Keyu Peng","orcid":"https://orcid.org/0009-0004-2438-726X"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Keyu Peng","raw_affiliation_strings":["National ASIC System Engineering Research Center, School of Integrated Circuits, Southeast University, Nanjing, China","School of Integrated Circuits, National ASIC System Engineering Research Center, Southeast University, Nanjing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Research Center, School of Integrated Circuits, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]},{"raw_affiliation_string":"School of Integrated Circuits, National ASIC System Engineering Research Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101854580","display_name":"Jianli Chen","orcid":"https://orcid.org/0000-0002-1391-2696"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianli Chen","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Lab of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-1391-2696","affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030384645","display_name":"Jun Yang","orcid":"https://orcid.org/0000-0002-8379-0321"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Yang","raw_affiliation_strings":["National ASIC System Engineering Research Center, School of Integrated Circuits, Southeast University, Nanjing, China","School of Integrated Circuits, National ASIC System Engineering Research Center, Southeast University, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0002-8379-0321","affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Research Center, School of Integrated Circuits, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]},{"raw_affiliation_string":"School of Integrated Circuits, National ASIC System Engineering Research Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065790763","display_name":"Ziran Zhu","orcid":"https://orcid.org/0000-0002-9475-6364"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ziran Zhu","raw_affiliation_strings":["National ASIC System Engineering Research Center, School of Integrated Circuits, Southeast University, Nanjing, China","School of Integrated Circuits, National ASIC System Engineering Research Center, Southeast University, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0002-9475-6364","affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Research Center, School of Integrated Circuits, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]},{"raw_affiliation_string":"School of Integrated Circuits, National ASIC System Engineering Research Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8506,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.85061129,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"44","issue":"11","first_page":"4381","last_page":"4394"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cascade","display_name":"Cascade","score":0.8057429790496826},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.7307132482528687},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6334667205810547},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5177256464958191},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45811811089515686},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37993139028549194},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3231866955757141},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28522902727127075},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13416486978530884}],"concepts":[{"id":"https://openalex.org/C34146451","wikidata":"https://www.wikidata.org/wiki/Q5048094","display_name":"Cascade","level":2,"score":0.8057429790496826},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.7307132482528687},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6334667205810547},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5177256464958191},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45811811089515686},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37993139028549194},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3231866955757141},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28522902727127075},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13416486978530884},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2025.3562952","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3562952","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3495785756","display_name":null,"funder_award_id":"92373207","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G5200715922","display_name":null,"funder_award_id":"2022YFB4400500","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1985292881","https://openalex.org/W2058324481","https://openalex.org/W2328615082","https://openalex.org/W2738078952","https://openalex.org/W2770762651","https://openalex.org/W2897505503","https://openalex.org/W3013719760","https://openalex.org/W3125127664","https://openalex.org/W3138516171","https://openalex.org/W3140720939","https://openalex.org/W4200068975","https://openalex.org/W4212918377","https://openalex.org/W4234143391","https://openalex.org/W4293023445","https://openalex.org/W4293024106","https://openalex.org/W4387129402","https://openalex.org/W4388079952","https://openalex.org/W4389166723","https://openalex.org/W4401414256","https://openalex.org/W4404134128"],"related_works":["https://openalex.org/W2153719181","https://openalex.org/W1971748923","https://openalex.org/W1566155057","https://openalex.org/W2060986072","https://openalex.org/W2030816003","https://openalex.org/W2052574922","https://openalex.org/W64588465","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Field-programmable":[0],"gate":[1],"array":[2],"(FPGA)":[3],"macro":[4,49,66,147,151,162,179],"placement":[5,25,50,67,84,96,115,163,180],"holds":[6],"a":[7,91,118,159],"crucial":[8],"role":[9],"within":[10],"the":[11,20,29,35,46,112,155,168,172,175,192],"FPGA":[12,178],"physical":[13],"design":[14],"flow":[15],"since":[16],"it":[17],"substantially":[18],"influences":[19],"subsequent":[21],"stages":[22],"of":[23,32,174],"cell":[24,83],"and":[26,34,39,48,63,75,85,102,108,182,196],"routing.":[27],"With":[28],"increasing":[30],"number":[31],"macros":[33,101],"complex":[36],"cascade":[37,73,106,141],"shape":[38,74,107,142],"region":[40,76,109,156],"constraints":[41],"imposed":[42],"by":[43,145],"modern":[44,70],"FPGAs,":[45],"routability":[47],"have":[51],"become":[52],"much":[53],"more":[54],"challenging.":[55],"In":[56],"this":[57],"paper,":[58],"we":[59,88,134],"propose":[60,135],"an":[61,136],"effective":[62],"efficient":[64],"routability-driven":[65,92,160],"algorithm":[68,190],"for":[69,82],"FPGAs":[71],"with":[72,125,171],"constraints.":[77,110,157],"To":[78],"reserve":[79],"adequate":[80],"space":[81],"guarantee":[86],"routability,":[87],"first":[89],"develop":[90],"mixed-size":[93],"analytical":[94],"global":[95,114],"that":[97,188],"evenly":[98],"distributes":[99],"both":[100],"cells":[103],"while":[104,153],"considering":[105],"Particularly,":[111],"proposed":[113,165],"engine":[116],"integrates":[117],"well-trained":[119],"congestion":[120,128],"prediction":[121],"model,":[122],"targeting":[123],"benchmarks":[124],"high":[126],"routing":[127],"to":[129,149,166],"enhance":[130],"overall":[131,194],"routability.":[132,197],"Then,":[133],"integer":[137],"linear":[138],"programming":[139],"(ILP)-based":[140],"legalization":[143,148],"followed":[144],"matching-based":[146],"remove":[150],"overlaps":[152],"satisfying":[154],"Finally,":[158],"detailed":[161],"is":[164],"refine":[167],"solution.":[169],"Compared":[170],"winners":[173],"MLCAD":[176],"2023":[177],"contest":[181],"state-of-the-art":[183],"works,":[184],"experimental":[185],"results":[186],"show":[187],"our":[189],"achieves":[191],"best":[193],"score":[195]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}