{"id":"https://openalex.org/W4408840255","doi":"https://doi.org/10.1109/tcad.2025.3554612","title":"Toward Fast Heterogeneous Virtual Prototypes: Increasing the Solver Efficiency in SystemC AMS","display_name":"Toward Fast Heterogeneous Virtual Prototypes: Increasing the Solver Efficiency in SystemC AMS","publication_year":2025,"publication_date":"2025-03-26","ids":{"openalex":"https://openalex.org/W4408840255","doi":"https://doi.org/10.1109/tcad.2025.3554612"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2025.3554612","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3554612","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013117832","display_name":"Alexandra K\u00fcster","orcid":null},"institutions":[{"id":"https://openalex.org/I889804353","display_name":"Robert Bosch (Germany)","ror":"https://ror.org/01fe0jt45","country_code":"DE","type":"company","lineage":["https://openalex.org/I889804353"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Alexandra K\u00fcster","raw_affiliation_strings":["Department of Engineering Advanced Products, Bosch Sensortec GmbH, Reutlingen, Germany"],"raw_orcid":"https://orcid.org/0009-0007-6717-7977","affiliations":[{"raw_affiliation_string":"Department of Engineering Advanced Products, Bosch Sensortec GmbH, Reutlingen, Germany","institution_ids":["https://openalex.org/I889804353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036396004","display_name":"Rainer Dorsch","orcid":null},"institutions":[{"id":"https://openalex.org/I889804353","display_name":"Robert Bosch (Germany)","ror":"https://ror.org/01fe0jt45","country_code":"DE","type":"company","lineage":["https://openalex.org/I889804353"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rainer Dorsch","raw_affiliation_strings":["Department of Engineering Advanced Products, Bosch Sensortec GmbH, Reutlingen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Engineering Advanced Products, Bosch Sensortec GmbH, Reutlingen, Germany","institution_ids":["https://openalex.org/I889804353"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063619304","display_name":"Christian Haubelt","orcid":"https://orcid.org/0000-0002-1568-5423"},"institutions":[{"id":"https://openalex.org/I4665924","display_name":"University of Rostock","ror":"https://ror.org/03zdwsf69","country_code":"DE","type":"education","lineage":["https://openalex.org/I4665924"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christian Haubelt","raw_affiliation_strings":["Department of Computer Science and Electrical Engineering, University of Rostock, Rostock, Germany"],"raw_orcid":"https://orcid.org/0000-0002-1568-5423","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Electrical Engineering, University of Rostock, Rostock, Germany","institution_ids":["https://openalex.org/I4665924"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04107778,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"44","issue":"10","first_page":"3868","last_page":"3881"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.98580002784729,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8793185353279114},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.660190761089325},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.5702972412109375},{"id":"https://openalex.org/keywords/vhdl-ams","display_name":"VHDL-AMS","score":0.4537520706653595},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4212932586669922},{"id":"https://openalex.org/keywords/problem-solver","display_name":"Problem solver","score":0.4196426272392273},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41661468148231506},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30296897888183594},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.24415281414985657},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17414513230323792},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.0650438666343689},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.04696160554885864}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8793185353279114},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.660190761089325},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.5702972412109375},{"id":"https://openalex.org/C2776513426","wikidata":"https://www.wikidata.org/wiki/Q2744740","display_name":"VHDL-AMS","level":4,"score":0.4537520706653595},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4212932586669922},{"id":"https://openalex.org/C3019612716","wikidata":"https://www.wikidata.org/wiki/Q730920","display_name":"Problem solver","level":2,"score":0.4196426272392273},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41661468148231506},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30296897888183594},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.24415281414985657},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17414513230323792},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0650438666343689},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.04696160554885864}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2025.3554612","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3554612","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7300000190734863}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1518013631","https://openalex.org/W2011091114","https://openalex.org/W2027836988","https://openalex.org/W2091158003","https://openalex.org/W2117453669","https://openalex.org/W2169180789","https://openalex.org/W2216975013","https://openalex.org/W2801292404","https://openalex.org/W2909660179","https://openalex.org/W2910415448","https://openalex.org/W2916614832","https://openalex.org/W3081131790","https://openalex.org/W3097325944","https://openalex.org/W3208345566","https://openalex.org/W3211008898","https://openalex.org/W4205341165","https://openalex.org/W4249582984","https://openalex.org/W4280543111","https://openalex.org/W4308095135","https://openalex.org/W4312708710","https://openalex.org/W4386563438","https://openalex.org/W4401568450"],"related_works":["https://openalex.org/W2011621332","https://openalex.org/W1605093979","https://openalex.org/W2152572054","https://openalex.org/W2920969592","https://openalex.org/W2074269745","https://openalex.org/W2568362682","https://openalex.org/W1836984851","https://openalex.org/W4235638484","https://openalex.org/W2990609819","https://openalex.org/W1550409889"],"abstract_inverted_index":{"The":[0],"development":[1],"of":[2,9,42,84,90,126,141,155],"modern":[3],"heterogeneous":[4],"systems":[5,108],"requires":[6],"early":[7],"integration":[8],"the":[10,17,35,61,66,81,103,121,138,153,162,166],"various":[11],"domains":[12],"to":[13,26,32,49,59,73,136],"improve":[14],"and":[15,102],"verify":[16],"design.":[18],"Heterogeneous":[19],"virtual":[20],"prototypes":[21],"are":[22,56,87,158],"a":[23,114],"key":[24],"enabler":[25],"reach":[27],"this":[28],"goal.":[29],"In":[30],"order":[31],"efficiently":[33],"support":[34],"development,":[36],"their":[37],"high":[38,147],"simulation":[39,82,139,167],"speed":[40,140],"is":[41,96,105,117,133],"utmost":[43],"importance.":[44],"This":[45],"article":[46],"introduces":[47],"measures":[48],"speed-up":[50],"SystemC":[51,85],"analog/mixed-signal":[52],"(AMS)":[53],"simulations":[54],"which":[55,160],"commonly":[57],"used":[58,135],"simulate":[60],"AMS":[62,86],"part":[63],"jointly":[64],"with":[65,146],"digital":[67],"prototype":[68],"in":[69],"SystemC.":[70],"Two":[71],"approaches":[72],"integrate":[74],"variable-step":[75,127],"ordinary":[76],"differential":[77],"equation":[78],"solvers":[79],"into":[80],"semantics":[83],"presented.":[88],"Both":[89],"them":[91],"avoid":[92],"global":[93],"backtracking.":[94],"One":[95],"well":[97],"suited":[98],"for":[99,107,164],"feedback":[100],"loops":[101],"other":[104],"favorable":[106],"dynamically":[109],"reacting":[110],"onto":[111],"events.":[112],"Moreover,":[113],"timestep":[115],"quantization":[116],"developed":[118],"that":[119],"overcomes":[120],"recurrent":[122],"matrix":[123],"inversion":[124],"bottleneck":[125],"implicit":[128],"solvers.":[129],"A":[130],"similar":[131],"method":[132],"then":[134],"increase":[137],"electrical":[142],"linear":[143],"network":[144],"models":[145],"switching":[148],"activity.":[149],"Various":[150],"experiments":[151],"from":[152],"context":[154],"smart":[156],"sensors":[157],"presented":[159],"prove":[161],"effectiveness":[163],"enhancing":[165],"speed.":[168]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-03-26T00:00:00"}
