{"id":"https://openalex.org/W4408223383","doi":"https://doi.org/10.1109/tcad.2025.3549353","title":"OATT: Outlier-Oriented Alternative Testing and Post-Manufacture Tuning of Analog/Mixed-Signal Circuits","display_name":"OATT: Outlier-Oriented Alternative Testing and Post-Manufacture Tuning of Analog/Mixed-Signal Circuits","publication_year":2025,"publication_date":"2025-03-07","ids":{"openalex":"https://openalex.org/W4408223383","doi":"https://doi.org/10.1109/tcad.2025.3549353"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2025.3549353","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3549353","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040880643","display_name":"Suhasini Komarraju","orcid":"https://orcid.org/0000-0001-6480-038X"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Suhasini Komarraju","raw_affiliation_strings":["Department of ECE, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":"https://orcid.org/0000-0001-6480-038X","affiliations":[{"raw_affiliation_string":"Department of ECE, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5093563258","display_name":"Akhil Tammana","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Akhil Tammana","raw_affiliation_strings":["Department of ECE, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028115522","display_name":"Chandramouli Amarnath","orcid":"https://orcid.org/0000-0001-9938-2157"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chandramouli N. Amarnath","raw_affiliation_strings":["Department of ECE, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":"https://orcid.org/0000-0001-9938-2157","affiliations":[{"raw_affiliation_string":"Department of ECE, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069579193","display_name":"Abhijit Chatterjee","orcid":"https://orcid.org/0000-0003-1553-4470"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abhijit Chatterjee","raw_affiliation_strings":["Department of ECE, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":"https://orcid.org/0000-0003-1553-4470","affiliations":[{"raw_affiliation_string":"Department of ECE, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03111337,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"44","issue":"10","first_page":"3668","last_page":"3682"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.6969967484474182},{"id":"https://openalex.org/keywords/outlier","display_name":"Outlier","score":0.6516090631484985},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5037297606468201},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4504200518131256},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4310314357280731},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41616925597190857},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40366098284721375},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28359362483024597},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1921728253364563},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14604035019874573}],"concepts":[{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.6969967484474182},{"id":"https://openalex.org/C79337645","wikidata":"https://www.wikidata.org/wiki/Q779824","display_name":"Outlier","level":2,"score":0.6516090631484985},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5037297606468201},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4504200518131256},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4310314357280731},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41616925597190857},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40366098284721375},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28359362483024597},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1921728253364563},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14604035019874573},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2025.3549353","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3549353","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4372060807","display_name":null,"funder_award_id":"3160.005","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":45,"referenced_works":["https://openalex.org/W1592854478","https://openalex.org/W1964067494","https://openalex.org/W1980262437","https://openalex.org/W1989746184","https://openalex.org/W1999347543","https://openalex.org/W2036119205","https://openalex.org/W2037855816","https://openalex.org/W2047468602","https://openalex.org/W2061254534","https://openalex.org/W2074014702","https://openalex.org/W2098749003","https://openalex.org/W2099425240","https://openalex.org/W2111463668","https://openalex.org/W2112392595","https://openalex.org/W2115084866","https://openalex.org/W2115098810","https://openalex.org/W2116080338","https://openalex.org/W2116122398","https://openalex.org/W2118869825","https://openalex.org/W2119919209","https://openalex.org/W2123394857","https://openalex.org/W2129690060","https://openalex.org/W2131294565","https://openalex.org/W2136522087","https://openalex.org/W2143948542","https://openalex.org/W2151360632","https://openalex.org/W2152701363","https://openalex.org/W2158695520","https://openalex.org/W2162529762","https://openalex.org/W2165016980","https://openalex.org/W2508571990","https://openalex.org/W2523343773","https://openalex.org/W2753492461","https://openalex.org/W2781865878","https://openalex.org/W2791475545","https://openalex.org/W2979619501","https://openalex.org/W3024800269","https://openalex.org/W3094704314","https://openalex.org/W3120760377","https://openalex.org/W3123204608","https://openalex.org/W3140239071","https://openalex.org/W4206275166","https://openalex.org/W4231501498","https://openalex.org/W4282962835","https://openalex.org/W4311277459"],"related_works":["https://openalex.org/W2155285526","https://openalex.org/W2007222089","https://openalex.org/W4242258007","https://openalex.org/W2394022884","https://openalex.org/W1924227955","https://openalex.org/W2185815555","https://openalex.org/W2071235072","https://openalex.org/W1493881961","https://openalex.org/W2128579103","https://openalex.org/W2375192119"],"abstract_inverted_index":{"Modern":[0],"analog":[1],"mixed-signal":[2],"(AMS)":[3],"devices":[4,95,109,143],"manufactured":[5],"in":[6,102,119],"advanced":[7],"CMOS":[8],"processes":[9],"pose":[10],"significant":[11],"testing":[12,40,61],"and":[13,62,97,153,162,168],"post-manufacture":[14,63],"tuning":[15,64,147],"challenges.":[16],"Measurement":[17],"of":[18,21,32,35,76,88,92,127,170],"the":[19,30,42,74,77,89,166,171],"specifications":[20],"AMS":[22,67],"components":[23],"is":[24,70,114,131],"generally":[25],"difficult":[26],"as":[27,111,150],"this":[28,56],"requires":[29,45],"use":[31,98],"a":[33,60,83,156],"range":[34],"dedicated":[36],"tests":[37],"while":[38],"defect-based":[39],"on":[41],"other":[43],"hand,":[44],"extensive":[46],"defect":[47,128],"simulations":[48,161],"that":[49,69,120],"are":[50],"compute-intensive.":[51],"To":[52],"overcome":[53],"these":[54],"limitations,":[55],"research":[57],"proposes":[58],"OATT;":[59],"approach":[65,118],"for":[66],"circuits":[68],"designed":[71],"to":[72,105,133,139],"stress":[73],"performance":[75],"device":[78],"under":[79],"test":[80,99,117],"(DUT),":[81],"formalize":[82],"statistical":[84],"(multidimensional":[85],"Gaussian)":[86],"distribution":[87],"expected":[90],"response":[91],"known":[93],"\u201cgood\u201d":[94],"(inliers),":[96],"limits":[100],"grounded":[101],"theoretical":[103],"statistics":[104],"classify":[106],"all":[107],"out-of-distribution":[108],"(outliers)":[110],"\u201cbad.\u201d":[112],"It":[113],"an":[115],"alternative":[116],"it":[121],"does":[122],"not":[123],"explicitly":[124],"target":[125],"simulation":[126],"mechanisms.":[129],"Tuning":[130],"performed":[132],"transform":[134],"individual":[135],"outlier":[136],"DUT":[137],"responses":[138],"those":[140],"resembling":[141],"inlier":[142],"by":[144],"modulating":[145],"hardware":[146,163],"knobs,":[148],"such":[149],"bias":[151],"voltages":[152],"currents,":[154],"using":[155],"reinforcement":[157],"learning":[158],"algorithm.":[159],"Circuit":[160],"results":[164],"demonstrate":[165],"viability":[167],"efficiency":[169],"proposed":[172],"approach.":[173]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}