{"id":"https://openalex.org/W4407782756","doi":"https://doi.org/10.1109/tcad.2025.3544152","title":"Fast FPGA Accelerator of Graph Cut Algorithm With Threshold Global Relabel and Inertial Push","display_name":"Fast FPGA Accelerator of Graph Cut Algorithm With Threshold Global Relabel and Inertial Push","publication_year":2025,"publication_date":"2025-02-20","ids":{"openalex":"https://openalex.org/W4407782756","doi":"https://doi.org/10.1109/tcad.2025.3544152"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2025.3544152","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3544152","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043645629","display_name":"Guangyao Yan","orcid":"https://orcid.org/0000-0002-8256-7435"},"institutions":[{"id":"https://openalex.org/I30809798","display_name":"ShanghaiTech University","ror":"https://ror.org/030bhh786","country_code":"CN","type":"education","lineage":["https://openalex.org/I30809798"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Guangyao Yan","raw_affiliation_strings":["School of Information Science and Technology, ShanghaiTech University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-8256-7435","affiliations":[{"raw_affiliation_string":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China","institution_ids":["https://openalex.org/I30809798"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068162402","display_name":"Xinzhe Liu","orcid":"https://orcid.org/0000-0002-7557-4960"},"institutions":[{"id":"https://openalex.org/I30809798","display_name":"ShanghaiTech University","ror":"https://ror.org/030bhh786","country_code":"CN","type":"education","lineage":["https://openalex.org/I30809798"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xinzhe Liu","raw_affiliation_strings":["School of Information Science and Technology, ShanghaiTech University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China","institution_ids":["https://openalex.org/I30809798"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053274484","display_name":"Hui Wang","orcid":"https://orcid.org/0000-0003-0181-5845"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210111959","display_name":"Shanghai Advanced Research Institute","ror":"https://ror.org/02br7py06","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210111959"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hui Wang","raw_affiliation_strings":["Shanghai Advanced Research Institute, Chinese Academy of Sciences, Shanghai, China","Microelectronics, the Shanghai Advanced Research Institute, Chinese Academy of Sciences, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shanghai Advanced Research Institute, Chinese Academy of Sciences, Shanghai, China","institution_ids":["https://openalex.org/I4210111959","https://openalex.org/I19820366"]},{"raw_affiliation_string":"Microelectronics, the Shanghai Advanced Research Institute, Chinese Academy of Sciences, Shanghai, China","institution_ids":["https://openalex.org/I4210111959","https://openalex.org/I19820366"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084305618","display_name":"Yajun Ha","orcid":"https://orcid.org/0000-0003-4244-5916"},"institutions":[{"id":"https://openalex.org/I30809798","display_name":"ShanghaiTech University","ror":"https://ror.org/030bhh786","country_code":"CN","type":"education","lineage":["https://openalex.org/I30809798"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yajun Ha","raw_affiliation_strings":["School of Information Science and Technology, ShanghaiTech University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0003-4244-5916","affiliations":[{"raw_affiliation_string":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China","institution_ids":["https://openalex.org/I30809798"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5043645629"],"corresponding_institution_ids":["https://openalex.org/I30809798"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.02595761,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"44","issue":"9","first_page":"3437","last_page":"3450"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9575999975204468,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9575999975204468,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9520000219345093,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9247999787330627,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6193568706512451},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5674081444740295},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5170286297798157},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5047653913497925},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.4135035276412964},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24121245741844177},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.21127250790596008},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.15776601433753967}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6193568706512451},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5674081444740295},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5170286297798157},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5047653913497925},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.4135035276412964},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24121245741844177},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.21127250790596008},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.15776601433753967},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2025.3544152","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3544152","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1314806456","display_name":null,"funder_award_id":"U2441247","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G1385045742","display_name":null,"funder_award_id":"62220106011","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1554393825","https://openalex.org/W1579668635","https://openalex.org/W1986096063","https://openalex.org/W2024443272","https://openalex.org/W2058328643","https://openalex.org/W2107884096","https://openalex.org/W2113137767","https://openalex.org/W2119300483","https://openalex.org/W2470139095","https://openalex.org/W2728277730","https://openalex.org/W2794201696","https://openalex.org/W2908341659","https://openalex.org/W2951323407","https://openalex.org/W2955345047","https://openalex.org/W2962761363","https://openalex.org/W2981600602","https://openalex.org/W3004849003","https://openalex.org/W3137079707","https://openalex.org/W3144674150","https://openalex.org/W3204681555","https://openalex.org/W4205549174","https://openalex.org/W4226262044","https://openalex.org/W4244662067","https://openalex.org/W4291910419","https://openalex.org/W4312650643","https://openalex.org/W4315489349","https://openalex.org/W4382407428","https://openalex.org/W4386764007"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2111241003","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W2355315220"],"abstract_inverted_index":{"Graph":[0],"cut":[1,18],"algorithms":[2],"are":[3],"popular":[4],"in":[5,38,93,124,172],"optimization":[6],"tasks":[7],"related":[8],"to":[9,108,118,142,162],"min-cut":[10],"and":[11,24,44,86,112,138,159],"max-flow":[12],"problems.":[13],"However,":[14],"modern":[15],"FPGA":[16,146],"graph":[17,83],"algorithm":[19,43,79],"accelerators":[20],"still":[21],"need":[22],"performance":[23],"memory":[25,122,130,135,178],"resource":[26,123],"utilization":[27],"optimization.":[28],"On":[29,52],"the":[30,39,49,53,69,82,94,114,121,134,143,176],"one":[31],"hand,":[32,55],"they":[33,56],"suffer":[34],"from":[35],"redundant":[36,91],"computations":[37,92],"heuristic":[40],"global":[41,77],"relabel":[42,78],"slow":[45],"convergence":[46],"speeds":[47],"during":[48],"pushing":[50],"operation.":[51],"other":[54],"can":[57,148],"only":[58],"handle":[59,150],"8-bit":[60],"2-D":[61,152],"grid":[62,153],"graphs":[63,154],"with":[64,155,175],"limited":[65],"size.":[66],"To":[67],"address":[68],"challenges,":[70],"first,":[71],"we":[72,98,126],"propose":[73,127],"a":[74,163],"novel":[75],"threshold":[76],"that":[80,104,132],"divides":[81,133],"into":[84,136],"sleeping":[85,95],"active":[87],"regions,":[88],"significantly":[89],"reducing":[90],"region.":[96],"Second,":[97],"introduce":[99],"an":[100,128],"inertial":[101],"push":[102],"technique":[103],"imparts":[105],"flow":[106,110],"inertia":[107],"break":[109],"barriers":[111],"accelerate":[113],"algorithm\u2019s":[115],"convergence.":[116],"Third,":[117],"fully":[119],"utilize":[120],"FPGA,":[125],"efficient":[129],"layout":[131],"read-write":[137],"read-only":[139],"regions.":[140],"Compared":[141],"state-of-the-art,":[144],"our":[145],"accelerator":[147],"efficiently":[149],"16-bit":[151],"2":[156],"million":[157],"nodes":[158],"achieve":[160],"up":[161],"<inline-formula":[164],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[165],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[166],"<tex-math":[167],"notation=\"LaTeX\">$2.49\\times":[168],"$":[169],"</tex-math></inline-formula>":[170],"improvement":[171],"execution":[173],"time":[174],"same":[177],"usage.":[179]},"counts_by_year":[],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}