{"id":"https://openalex.org/W4406754386","doi":"https://doi.org/10.1109/tcad.2025.3533305","title":"MACS: A Multi-Domain Collaborative Adaptive Clock Scheme for Large-Scale Reconfigurable Dataflow Accelerators","display_name":"MACS: A Multi-Domain Collaborative Adaptive Clock Scheme for Large-Scale Reconfigurable Dataflow Accelerators","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W4406754386","doi":"https://doi.org/10.1109/tcad.2025.3533305"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2025.3533305","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3533305","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039640665","display_name":"Shuya Ji","orcid":"https://orcid.org/0009-0002-0564-4190"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuya Ji","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0002-0564-4190","affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103222478","display_name":"Weidong Yang","orcid":"https://orcid.org/0000-0003-3610-2343"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weidong Yang","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0003-3610-2343","affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008057183","display_name":"Jianfei Jiang","orcid":"https://orcid.org/0000-0002-5521-6197"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianfei Jiang","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-5521-6197","affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045693138","display_name":"Naifeng Jing","orcid":"https://orcid.org/0000-0001-8417-5796"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Naifeng Jing","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-8417-5796","affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019717600","display_name":"Honglan Jiang","orcid":"https://orcid.org/0000-0003-3705-4240"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Honglan Jiang","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0003-3705-4240","affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103236320","display_name":"Zhigang Mao","orcid":"https://orcid.org/0000-0001-9431-9853"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhigang Mao","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063554298","display_name":"Qin Wang","orcid":"https://orcid.org/0000-0002-6559-5207"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qin Wang","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-6559-5207","affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0081274,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.9325835704803467},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7210090756416321},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.6617932915687561},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6269848346710205},{"id":"https://openalex.org/keywords/scale","display_name":"Scale (ratio)","score":0.6171138286590576},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.5556676387786865},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5314178466796875},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.3527960181236267},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3323948383331299},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1274188756942749},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08619421720504761}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.9325835704803467},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7210090756416321},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.6617932915687561},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6269848346710205},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.6171138286590576},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.5556676387786865},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5314178466796875},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.3527960181236267},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3323948383331299},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1274188756942749},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08619421720504761},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2025.3533305","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2025.3533305","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5564824717","display_name":null,"funder_award_id":"2023YFB4404100","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"}],"funders":[{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2293118914","https://openalex.org/W2998381397","https://openalex.org/W4236419692","https://openalex.org/W2171015181","https://openalex.org/W3167919718","https://openalex.org/W4251718783","https://openalex.org/W4239447582","https://openalex.org/W1484403103","https://openalex.org/W1998888015","https://openalex.org/W2352941988"],"abstract_inverted_index":{"To":[0,110],"guarantee":[1],"reliability":[2],"and":[3,15,21,31,43,46,59,103,131,149,163,188],"correctness,":[4],"VLSI":[5],"circuits":[6],"are":[7],"designed":[8],"with":[9,81,160,198,246],"conservative":[10],"margins":[11],"to":[12,56,66,125,191,209],"maintain":[13],"timing":[14,41,133,165,170,214],"power":[16],"integrity":[17],"against":[18],"process,":[19],"voltage,":[20],"temperature":[22],"(PVT)":[23],"variations":[24],"across":[25],"diverse":[26],"workloads.":[27],"However,":[28],"worst-case":[29],"PVT":[30,70,132,201],"workload":[32,68,130,179],"conditions":[33],"rarely":[34],"occur":[35],"in":[36,39,50],"practice,":[37],"resulting":[38],"significant":[40],"slack":[42,134,215],"hence":[44],"performance":[45,236],"energy":[47,242],"loss,":[48],"especially":[49],"reconfigurable":[51,77,137],"dataflow":[52,78,138],"accelerator":[53,79],"RDA":[54,144],"due":[55],"their":[57],"large-scale":[58,82,136],"configurable":[60],"features.":[61],"Previous":[62],"studies":[63],"have":[64],"attempted":[65],"exploit":[67,127],"or":[69,240],"slack,":[71],"yet":[72],"achieving":[73],"limited":[74],"benefits":[75],"for":[76,95,100,135],"(RDAs)":[80],"processing":[83,107],"element":[84],"PE":[85],"arrays.":[86],"The":[87,194],"key":[88],"issues":[89],"come":[90],"from":[91],"restricted":[92],"scaling":[93],"ranges":[94],"the":[96,101,117,129,143,157,199,204,211,220,224],"clock,":[97],"insufficient":[98],"representations":[99],"workload,":[102,196],"unbalanced":[104],"workloads":[105],"within":[106],"elementss":[108],"(PEs).":[109],"address":[111],"these":[112],"challenges,":[113],"this":[114],"article":[115],"proposes":[116],"first":[118],"multidomain":[119],"collaborative":[120],"adaptive":[121,225],"clock":[122,147,152,206,226],"scheme":[123],"(MACS)":[124],"efficiently":[126],"both":[128,185],"acceleratorss":[139],"(RDAs).":[140],"MACS":[141,233],"partitions":[142],"into":[145],"several":[146],"domains":[148],"allows":[150],"constrained":[151],"domain":[153],"crossing,":[154],"which":[155],"enhances":[156],"hardware":[158,248],"efficiency":[159],"minimal":[161],"overhead":[162],"supports":[164],"validation":[166],"using":[167,184],"conventional":[168],"static":[169,186],"analysis":[171],"(STA)":[172],"tools.":[173],"In":[174],"each":[175],"domain,":[176],"an":[177,241],"operand-aware":[178],"detection":[180],"unit":[181],"is":[182,227],"developed,":[183],"configurations":[187],"dynamic":[189],"operands":[190],"assess":[192],"workload.":[193],"detected":[195],"combined":[197],"monitored":[200],"conditions,":[202],"determines":[203],"subsequent":[205],"period.":[207],"Additionally,":[208],"enable":[210],"exploration":[212],"of":[213,223,238,244,250],"over":[216],"a":[217,235,247],"broader":[218],"range,":[219],"period":[221],"range":[222],"extended.":[228],"Experimental":[229],"results":[230],"show":[231],"that":[232],"achieves":[234],"improvement":[237],"76.3%":[239],"saving":[243],"36.6%":[245],"cost":[249],"3.5%.":[251]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}