{"id":"https://openalex.org/W4405934624","doi":"https://doi.org/10.1109/tcad.2024.3524364","title":"Myosotis: An Efficiently Pipelined and Parameterized Multiscalar Multiplication Architecture via Data Sharing","display_name":"Myosotis: An Efficiently Pipelined and Parameterized Multiscalar Multiplication Architecture via Data Sharing","publication_year":2024,"publication_date":"2024-12-31","ids":{"openalex":"https://openalex.org/W4405934624","doi":"https://doi.org/10.1109/tcad.2024.3524364"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2024.3524364","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3524364","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035121541","display_name":"Changxu Liu","orcid":"https://orcid.org/0009-0000-0132-1461"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Changxu Liu","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China","School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0000-0132-1461","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]},{"raw_affiliation_string":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048988817","display_name":"Hao Zhou","orcid":"https://orcid.org/0009-0007-3333-3433"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Zhou","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China","School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0007-3333-3433","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]},{"raw_affiliation_string":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112242879","display_name":"Lan Yang","orcid":"https://orcid.org/0009-0002-5573-2033"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lan Yang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China","School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0002-5573-2033","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]},{"raw_affiliation_string":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002221185","display_name":"Zheng Wu","orcid":"https://orcid.org/0009-0009-9726-104X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zheng Wu","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China","School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0009-9726-104X","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]},{"raw_affiliation_string":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104425587","display_name":"Patrick Dai","orcid":"https://orcid.org/0009-0003-0580-9204"},"institutions":[{"id":"https://openalex.org/I152815399","display_name":"Singapore University of Technology and Design","ror":"https://ror.org/05j6fvn87","country_code":"SG","type":"education","lineage":["https://openalex.org/I152815399"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Patrick Dai","raw_affiliation_strings":["Digital Design Division, Semisand Chip Design Pte. Ltd., Duo Tower, Singapore","Semisand Chip Design Pte. Ltd, Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital Design Division, Semisand Chip Design Pte. Ltd., Duo Tower, Singapore","institution_ids":["https://openalex.org/I152815399"]},{"raw_affiliation_string":"Semisand Chip Design Pte. Ltd, Singapore, Singapore","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111892220","display_name":"Yinlong Li","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120203","display_name":"Shanghai Academy of Science & Technology","ror":"https://ror.org/02mg3as63","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210120203"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yinlong Li","raw_affiliation_strings":["Hardware R&D Center, Shanghai Academy of Future Internet Technology, Shanghai, China","Shanghai Academy of Future Internet Technology, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hardware R&D Center, Shanghai Academy of Future Internet Technology, Shanghai, China","institution_ids":["https://openalex.org/I4210120203"]},{"raw_affiliation_string":"Shanghai Academy of Future Internet Technology, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101058399","display_name":"Shiyong Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120203","display_name":"Shanghai Academy of Science & Technology","ror":"https://ror.org/02mg3as63","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210120203"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shiyong Wu","raw_affiliation_strings":["Hardware R&D Center, Shanghai Academy of Future Internet Technology, Shanghai, China","Shanghai Academy of Future Internet Technology, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hardware R&D Center, Shanghai Academy of Future Internet Technology, Shanghai, China","institution_ids":["https://openalex.org/I4210120203"]},{"raw_affiliation_string":"Shanghai Academy of Future Internet Technology, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045464812","display_name":"Fan Yang","orcid":"https://orcid.org/0000-0003-2164-8175"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fan Yang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China","School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0003-2164-8175","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]},{"raw_affiliation_string":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4288,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.65923244,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":97},"biblio":{"volume":"44","issue":"7","first_page":"2738","last_page":"2750"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9642000198364258,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9459999799728394,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.8323630094528198},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6500933170318604},{"id":"https://openalex.org/keywords/scalar-multiplication","display_name":"Scalar multiplication","score":0.625744104385376},{"id":"https://openalex.org/keywords/scalar","display_name":"Scalar (mathematics)","score":0.6094849109649658},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5312836766242981},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.5302151441574097},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4697846472263336},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4411914348602295},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4014918804168701},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.28221434354782104},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2714291512966156},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.06124454736709595}],"concepts":[{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.8323630094528198},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6500933170318604},{"id":"https://openalex.org/C171182647","wikidata":"https://www.wikidata.org/wiki/Q126736","display_name":"Scalar multiplication","level":3,"score":0.625744104385376},{"id":"https://openalex.org/C57691317","wikidata":"https://www.wikidata.org/wiki/Q1289248","display_name":"Scalar (mathematics)","level":2,"score":0.6094849109649658},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5312836766242981},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.5302151441574097},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4697846472263336},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4411914348602295},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4014918804168701},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.28221434354782104},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2714291512966156},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.06124454736709595},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2024.3524364","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3524364","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4414353844","display_name":null,"funder_award_id":"2023YFB2704600","funder_id":"https://openalex.org/F4320321885","funder_display_name":"Science and Technology Commission of Shanghai Municipality"},{"id":"https://openalex.org/G6663944673","display_name":null,"funder_award_id":"2023YFB2704600","funder_id":"https://openalex.org/F4320330405","funder_display_name":"Zigong Science and Technology Program of China"}],"funders":[{"id":"https://openalex.org/F4320321885","display_name":"Science and Technology Commission of Shanghai Municipality","ror":"https://ror.org/03kt66j61"},{"id":"https://openalex.org/F4320330405","display_name":"Zigong Science and Technology Program of China","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1498685334","https://openalex.org/W1539740938","https://openalex.org/W2037107113","https://openalex.org/W2070239372","https://openalex.org/W2134258244","https://openalex.org/W2496543269","https://openalex.org/W2594174595","https://openalex.org/W2990094262","https://openalex.org/W3165659700","https://openalex.org/W3210337896","https://openalex.org/W4313413147","https://openalex.org/W4318541683","https://openalex.org/W4380081638","https://openalex.org/W4386952778","https://openalex.org/W4389159461","https://openalex.org/W4391455296","https://openalex.org/W4393577500","https://openalex.org/W4394907743","https://openalex.org/W4400587717","https://openalex.org/W4402821614","https://openalex.org/W4403320246","https://openalex.org/W4404133337","https://openalex.org/W4404134060","https://openalex.org/W6855283525"],"related_works":["https://openalex.org/W2034604290","https://openalex.org/W2867317277","https://openalex.org/W1576294153","https://openalex.org/W2078886092","https://openalex.org/W2362283711","https://openalex.org/W2002792918","https://openalex.org/W2360049128","https://openalex.org/W1485234189","https://openalex.org/W4386773944","https://openalex.org/W2495172928"],"abstract_inverted_index":{"Zero-knowledge":[0],"proof":[1],"(ZKP)":[2],"is":[3],"a":[4,34,118,198],"widely":[5],"used":[6],"privacy-preserving":[7],"technology,":[8],"where":[9],"multiscalar":[10],"multiplication":[11],"(MSM)":[12],"accounts":[13],"for":[14,56,110],"over":[15,145],"70%":[16],"of":[17,23,30,37,47,95,126],"the":[18,27,45,93,121,127,153,176],"computational":[19],"workload.":[20],"The":[21],"acceleration":[22],"MSM":[24,49,73,128,133],"can":[25],"enhance":[26],"overall":[28],"performance":[29,103],"ZKP,":[31],"making":[32],"it":[33,83],"focal":[35],"point":[36,97],"community":[38],"attention.":[39],"However,":[40],"in":[41,88],"practical":[42],"applications":[43],"involving":[44],"deployment":[46],"multiple":[48,96],"accelerators,":[50],"existing":[51],"designs":[52],"often":[53],"overlook":[54],"strategies":[55],"optimizing":[57],"bandwidth":[58,87,125,165,193],"and":[59,71,79,108,124,148,160,173,184,192],"area":[60,106,112,172,200],"efficiency.":[61,113],"To":[62],"address":[63],"this,":[64],"we":[65],"propose":[66],"Myosotis,":[67],"an":[68],"efficiently":[69],"pipelined":[70],"parameterized":[72],"architecture.":[74],"By":[75],"sharing":[76],"input":[77],"data":[78],"allocating":[80],"cache":[81],"effectively,":[82],"mitigates":[84],"average":[85],"transmission":[86],"runtime.":[89],"Myosotis":[90,155,179],"also":[91],"supports":[92],"use":[94],"addition":[98],"(PADD)":[99],"units":[100,187],"to":[101,152],"achieve":[102],"gains,":[104],"balancing":[105],"overhead":[107],"latency":[109,189],"improved":[111],"Different":[114],"parameter":[115],"selection":[116],"enables":[117],"tradeoff":[119],"between":[120],"performance,":[122],"area,":[123],"accelerator.":[129],"When":[130],"benchmarking":[131],"with":[132,156,180,196],"degrees":[134],"between$2^{18}$and$2^{26}$,":[135],"our":[136],"proposed":[137],"baseline":[138],"design":[139],"achieves":[140],"up":[141],"to$3.32\\times":[142],"$and$6.72\\times":[143],"$speedups":[144],"state-of-the-art":[146],"FPGA":[147],"ASIC":[149],"designs.":[150],"Compared":[151],"baseline,":[154],"two":[157,185],"window":[158,182],"MSMs":[159,183],"one":[161],"PADD":[162,186],"unit":[163],"reduces":[164],"demand":[166],"by":[167,190,194],"43%":[168,191],"while":[169],"maintaining":[170],"similar":[171],"latency.":[174],"On":[175],"other":[177],"hand,":[178],"three":[181],"decreases":[188],"17%,":[195],"only":[197],"9%":[199],"increase.":[201]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}