{"id":"https://openalex.org/W4405812303","doi":"https://doi.org/10.1109/tcad.2024.3522880","title":"APPLE-DSE: Asynchronous Parallel Pareto Set Learning for Microarchitecture Design Space Exploration","display_name":"APPLE-DSE: Asynchronous Parallel Pareto Set Learning for Microarchitecture Design Space Exploration","publication_year":2024,"publication_date":"2024-12-26","ids":{"openalex":"https://openalex.org/W4405812303","doi":"https://doi.org/10.1109/tcad.2024.3522880"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2024.3522880","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3522880","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108811434","display_name":"Xiaolan Zhao","orcid":"https://orcid.org/0000-0001-8977-2725"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xuyang Zhao","raw_affiliation_strings":["School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018804085","display_name":"Tianning Gao","orcid":"https://orcid.org/0000-0001-7916-4494"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tianning Gao","raw_affiliation_strings":["Department of Electrical Engineering, University of Texas at Dallas, Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas at Dallas, Dallas, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002221185","display_name":"Zheng Wu","orcid":"https://orcid.org/0009-0009-9726-104X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zheng Wu","raw_affiliation_strings":["School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039204202","display_name":"Zhaori Bi","orcid":"https://orcid.org/0000-0002-7315-3150"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhaori Bi","raw_affiliation_strings":["School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037328458","display_name":"Changhao Yan","orcid":"https://orcid.org/0000-0002-8936-3945"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Changhao Yan","raw_affiliation_strings":["School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045464812","display_name":"Fan Yang","orcid":"https://orcid.org/0000-0003-2164-8175"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fan Yang","raw_affiliation_strings":["School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021251855","display_name":"Sheng\u2010Guo Wang","orcid":"https://orcid.org/0000-0001-6101-675X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Sheng-Guo Wang","raw_affiliation_strings":["School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054960059","display_name":"Dian Zhou","orcid":"https://orcid.org/0000-0002-2648-5232"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dian Zhou","raw_affiliation_strings":["School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064213921","display_name":"Xuan Zeng","orcid":"https://orcid.org/0000-0002-8097-4053"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuan Zeng","raw_affiliation_strings":["School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5108811434"],"corresponding_institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"],"apc_list":null,"apc_paid":null,"fwci":0.3492,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.68067128,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"44","issue":"7","first_page":"2765","last_page":"2778"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9843000173568726,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9843000173568726,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10848","display_name":"Advanced Multi-Objective Optimization Algorithms","score":0.9839000105857849,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11115","display_name":"Topology Optimization in Engineering","score":0.9657999873161316,"subfield":{"id":"https://openalex.org/subfields/2205","display_name":"Civil and Structural Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.8291789293289185},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7219155430793762},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7051963210105896},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6212851405143738},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5986380577087402},{"id":"https://openalex.org/keywords/space","display_name":"Space (punctuation)","score":0.568598747253418},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5617753267288208},{"id":"https://openalex.org/keywords/pareto-principle","display_name":"Pareto principle","score":0.5219295024871826},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5069553852081299},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1603713035583496},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14276307821273804},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11606109142303467},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09947618842124939}],"concepts":[{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.8291789293289185},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7219155430793762},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7051963210105896},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6212851405143738},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5986380577087402},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.568598747253418},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5617753267288208},{"id":"https://openalex.org/C137635306","wikidata":"https://www.wikidata.org/wiki/Q182667","display_name":"Pareto principle","level":2,"score":0.5219295024871826},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5069553852081299},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1603713035583496},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14276307821273804},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11606109142303467},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09947618842124939},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2024.3522880","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3522880","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1480330138","https://openalex.org/W1983394510","https://openalex.org/W2003467109","https://openalex.org/W2055511200","https://openalex.org/W2061475578","https://openalex.org/W2076767658","https://openalex.org/W2111526171","https://openalex.org/W2120080222","https://openalex.org/W2126105956","https://openalex.org/W2143381319","https://openalex.org/W2147657366","https://openalex.org/W2295598076","https://openalex.org/W2346205343","https://openalex.org/W2997591727","https://openalex.org/W3027968530","https://openalex.org/W4200520905","https://openalex.org/W4210948071","https://openalex.org/W4211049957","https://openalex.org/W4293024064","https://openalex.org/W4378218479","https://openalex.org/W4386764824","https://openalex.org/W4388195174","https://openalex.org/W6680485443","https://openalex.org/W6683852811","https://openalex.org/W6795637285","https://openalex.org/W6801501157","https://openalex.org/W6845327098","https://openalex.org/W6846542082","https://openalex.org/W6850826703","https://openalex.org/W6987020231","https://openalex.org/W7055119176"],"related_works":["https://openalex.org/W122453572","https://openalex.org/W1998013902","https://openalex.org/W4250432526","https://openalex.org/W2101536355","https://openalex.org/W2171175484","https://openalex.org/W4404991316","https://openalex.org/W2351011383","https://openalex.org/W1980898636","https://openalex.org/W2045325972","https://openalex.org/W2141090099"],"abstract_inverted_index":{"The":[0],"synthesizable":[1],"and":[2,35,178],"parameterizable":[3],"RISC-V":[4],"microarchitecture,":[5],"combined":[6],"with":[7,45,102],"multiobjective":[8],"optimization-based":[9],"design":[10,27,54],"space":[11,55],"exploration":[12],"(DSE),":[13],"facilitates":[14],"agile":[15],"adaptation":[16],"to":[17,25,60,96,123,141,155,195],"various":[18],"microprocessor":[19,65],"designs":[20],"for":[21,84],"customized":[22],"applications.":[23],"However,":[24],"enhance":[26,157],"quality,":[28],"DSE":[29,86],"must":[30],"consider":[31],"both":[32],"architecture":[33],"parameters":[34],"EDA":[36],"tool":[37],"parameters,":[38],"resulting":[39],"in":[40,128,171,188],"exponentially":[41],"increased":[42],"optimization":[43,158],"complexity":[44],"the":[46,52,61,68,90,108,112,118,129,133,174],"dimensionality":[47],"of":[48,64,70,111,169],"parameters.":[49],"Exhaustively":[50],"exploring":[51],"whole":[53],"is":[56,72],"impossible.":[57],"Additionally,":[58],"due":[59],"time-consuming":[62],"nature":[63],"simulation,":[66],"minimizing":[67],"number":[69],"simulations":[71],"imperative.":[73],"Addressing":[74],"these":[75],"challenges,":[76],"we":[77],"propose":[78],"asynchronous":[79,151],"parallel":[80,152],"Pareto":[81,91,100,113],"set":[82,92,114],"learning":[83,93],"microarchitecture":[85],"(APPLE-DSE).":[87],"APPLE-DSE":[88,138,146,164],"utilizes":[89],"(PSL)":[94],"technique":[95],"obtain":[97],"an":[98],"approximate":[99,130],"front":[101],"a":[103,148,166,179],"\u201clight-weight\u201d":[104],"evaluation.":[105],"PSL":[106,140],"captures":[107],"structural":[109],"characteristics":[110],"(PS)":[115],"guided":[116],"by":[117],"surrogate":[119],"models,":[120],"enabling":[121],"it":[122],"explore":[124],"any":[125],"tradeoff":[126],"area":[127],"PS.":[131],"Employing":[132],"probabilistic":[134],"reparameterization":[135],"(PR)":[136],"technique,":[137],"adapts":[139],"handle":[142],"discrete":[143],"variables.":[144],"Furthermore,":[145],"incorporates":[147],"simulation":[149],"time-aware":[150],"scheduling":[153],"strategy":[154],"further":[156],"efficiency.":[159],"Experimental":[160],"results":[161],"show":[162],"that":[163],"achieves":[165],"maximum":[167],"improvement":[168],"16.81%":[170],"hypervolume":[172],"within":[173],"same":[175],"time":[176,191],"budget":[177],"<inline-formula":[180],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[181],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[182],"<tex-math":[183],"notation=\"LaTeX\">$127.73\\times":[184],"$":[185],"</tex-math></inline-formula>":[186],"speedup":[187],"algorithm":[189],"run":[190],"per":[192],"iteration":[193],"compared":[194],"state-of-the-art":[196],"methods.":[197]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}