{"id":"https://openalex.org/W4404788843","doi":"https://doi.org/10.1109/tcad.2024.3507570","title":"NN2FPGA: Optimizing CNN Inference on FPGAs With Binary Integer Programming","display_name":"NN2FPGA: Optimizing CNN Inference on FPGAs With Binary Integer Programming","publication_year":2024,"publication_date":"2024-11-27","ids":{"openalex":"https://openalex.org/W4404788843","doi":"https://doi.org/10.1109/tcad.2024.3507570"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2024.3507570","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3507570","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tcad.2024.3507570","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114740259","display_name":"Roberto Bosio","orcid":"https://orcid.org/0009-0003-3431-9618"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Roberto Bosio","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","DET -Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"DET -Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040223062","display_name":"Filippo Minnella","orcid":"https://orcid.org/0000-0001-6713-8942"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Filippo Minnella","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","DET -Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"DET -Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092355694","display_name":"Teodoro Urso","orcid":"https://orcid.org/0009-0005-4366-1102"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Teodoro Urso","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","DET -Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"DET -Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036528695","display_name":"Mario R. Casu","orcid":"https://orcid.org/0000-0002-1026-0178"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mario R. Casu","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","DET -Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"DET -Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050365912","display_name":"Luciano Lavagno","orcid":"https://orcid.org/0000-0002-9762-6522"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luciano Lavagno","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","DET -Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"DET -Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030646218","display_name":"Mihai T. Lazarescu","orcid":"https://orcid.org/0000-0003-0884-5158"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mihai T. Lazarescu","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","DET -Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"DET -Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016873722","display_name":"Paolo Pasini","orcid":"https://orcid.org/0000-0001-6233-0994"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Pasini","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","DET -Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"DET -Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5114740259"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":1.7405,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.87538859,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"44","issue":"5","first_page":"1807","last_page":"1818"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9650999903678894,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9650999903678894,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11689","display_name":"Adversarial Robustness in Machine Learning","score":0.9629999995231628,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.930899977684021,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.6462140679359436},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.6038802862167358},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5944406986236572},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5640778541564941},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.5633751153945923},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.5012106895446777},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3622744679450989},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.2813907861709595},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2708057165145874},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2697065770626068},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2684577703475952},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14484581351280212},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12450742721557617}],"concepts":[{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.6462140679359436},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.6038802862167358},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5944406986236572},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5640778541564941},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.5633751153945923},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.5012106895446777},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3622744679450989},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.2813907861709595},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2708057165145874},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2697065770626068},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2684577703475952},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14484581351280212},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12450742721557617}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2024.3507570","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3507570","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tcad.2024.3507570","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3507570","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W2007339694","https://openalex.org/W2155893237","https://openalex.org/W2583383421","https://openalex.org/W2625954420","https://openalex.org/W2891946740","https://openalex.org/W2921126577","https://openalex.org/W2963122961","https://openalex.org/W2986661129","https://openalex.org/W3008408165","https://openalex.org/W3008515144","https://openalex.org/W3161542527","https://openalex.org/W3168997536","https://openalex.org/W3184606595","https://openalex.org/W3204657531","https://openalex.org/W4280577414","https://openalex.org/W4280606772","https://openalex.org/W4285387002","https://openalex.org/W4291910419","https://openalex.org/W4293025825","https://openalex.org/W4293649366","https://openalex.org/W4312121134","https://openalex.org/W4312705522","https://openalex.org/W4316660824","https://openalex.org/W4320067873","https://openalex.org/W4388288416","https://openalex.org/W6687483927","https://openalex.org/W6737664043","https://openalex.org/W6740474667","https://openalex.org/W6753241350","https://openalex.org/W6779885597","https://openalex.org/W6790032079","https://openalex.org/W6791940793","https://openalex.org/W6796901634","https://openalex.org/W6810045202","https://openalex.org/W6838778693","https://openalex.org/W6910613894"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2316202402","https://openalex.org/W4298824844","https://openalex.org/W2047683846","https://openalex.org/W2044902158","https://openalex.org/W2109912052","https://openalex.org/W1711527768"],"abstract_inverted_index":{"Skip":[0],"connections":[1],"have":[2],"emerged":[3],"as":[4],"a":[5,66,82,92,109,149,159,241,250,254],"key":[6],"component":[7],"of":[8,22,38,60,96,101,112,243,276],"modern":[9],"convolutional":[10],"neural":[11],"networks":[12,132],"(CNNs)":[13],"for":[14,19,44,69,184,222],"computer":[15],"vision":[16],"tasks,":[17],"allowing":[18],"the":[20,30,35,58,99,102,143,170,185,192,218,238,273,277],"creation":[21],"more":[23,93],"accurate":[24],"and":[25,46,52,118,140,151,180,194,225],"deeper":[26],"models":[27,73,227],"by":[28],"addressing":[29],"vanishing":[31],"gradient":[32],"problem.":[33],"However,":[34],"existing":[36],"implementations":[37],"field-programmable":[39],"gate":[40],"array":[41],"(FPGA)-based":[42],"accelerators":[43],"ResNets":[45],"MobileNetV2":[47,226,235],"often":[48],"experience":[49],"decreased":[50],"performance":[51],"increased":[53],"computational":[54],"latency":[55],"due":[56],"to":[57,85,127,169,173,272],"implementation":[59,100],"skip":[61,79,103,130],"blocks.":[62],"This":[63,89],"article":[64],"presents":[65],"novel":[67,123],"framework":[68],"developing":[70],"deep":[71],"learning":[72],"on":[74,78,158,191,217,229,237],"FPGAs":[75],"that":[76,263],"focuses":[77],"connections,":[80],"with":[81],"unique":[83],"approach":[84],"reduce":[86],"buffering":[87],"overhead.":[88],"results":[90,190],"in":[91,98,122,200],"efficient":[94],"utilization":[95],"resources":[97,168,183],"layer.":[104],"The":[105],"nn2fpga":[106],"compiler":[107,147],"follows":[108],"thorough":[110],"set":[111],"high-level":[113],"synthesis":[114],"(HLS)":[115],"design":[116,153,278],"principles":[117],"optimization":[119],"strategies,":[120],"exploiting":[121],"ways":[124],"standard":[125],"techniques":[126],"effectively":[128],"map":[129],"connection-based":[131],"into":[133],"static":[134],"dataflow":[135],"accelerators.":[136],"To":[137],"maximize":[138,174],"throughput":[139,176,201,242],"efficiently":[141],"use":[142],"available":[144],"resources,":[145],"our":[146],"employs":[148],"fast":[150],"effective":[152],"space":[154],"exploration":[155,275],"method":[156],"based":[157],"binary":[160],"integer":[161],"programming":[162],"model":[163],"which":[164],"accurately":[165],"assigns":[166],"FPGA":[167,232],"network":[171],"layers,":[172],"global":[175],"under":[177],"resource":[178],"constraints":[179],"then":[181],"minimize":[182],"achieved":[186],"maximum":[187],"throughput.":[188],"Experimental":[189],"CIFAR-10":[193],"ImageNet":[195],"datasets":[196],"demonstrate":[197],"substantial":[198],"gains":[199],"(<inline-formula":[202],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[203,210],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[204,211],"<tex-math":[205,212],"notation=\"LaTeX\">$\\mathbf":[206,213],"{3\\times":[207],"}$":[208,215],"</tex-math></inline-formula>\u2013<inline-formula":[209],"{7\\times":[214],"</tex-math></inline-formula>":[216],"past":[219],"HLS-based":[220],"work)":[221],"ResNet8,":[223],"ResNet20,":[224],"deployed":[228,236],"various":[230],"Xilinx":[231],"boards.":[233],"Notably,":[234],"ZCU102":[239],"achieves":[240],"2115":[244],"frame":[245],"per":[246],"second,":[247],"representing":[248],"even":[249],"10%":[251],"speedup":[252],"over":[253,268],"state-of-the-art":[255],"highly":[256],"optimized":[257],"manual":[258,269],"register-transfer":[259],"level":[260],"implementation,":[261],"showing":[262],"HLS":[264],"can":[265],"actually":[266],"improve":[267],"design,":[270],"thanks":[271],"faster":[274],"space.":[279]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}