{"id":"https://openalex.org/W4402593076","doi":"https://doi.org/10.1109/tcad.2024.3462904","title":"Automated Topology Synthesis of Analog Integrated Circuits With Frequency Compensation","display_name":"Automated Topology Synthesis of Analog Integrated Circuits With Frequency Compensation","publication_year":2024,"publication_date":"2024-09-18","ids":{"openalex":"https://openalex.org/W4402593076","doi":"https://doi.org/10.1109/tcad.2024.3462904"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2024.3462904","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3462904","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059244271","display_name":"Zhenxin Zhao","orcid":"https://orcid.org/0000-0003-4902-353X"},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhenxin Zhao","raw_affiliation_strings":["Innovation Center for Electronic Design Automation Technology, Hangzhou Dianzi University, Hangzhou, Zhejiang, China"],"raw_orcid":"https://orcid.org/0000-0003-4902-353X","affiliations":[{"raw_affiliation_string":"Innovation Center for Electronic Design Automation Technology, Hangzhou Dianzi University, Hangzhou, Zhejiang, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100361964","display_name":"Jun Liu","orcid":"https://orcid.org/0000-0002-8627-5085"},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Liu","raw_affiliation_strings":["Innovation Center for Electronic Design Automation Technology, Hangzhou Dianzi University, Hangzhou, Zhejiang, China"],"raw_orcid":"https://orcid.org/0000-0002-8627-5085","affiliations":[{"raw_affiliation_string":"Innovation Center for Electronic Design Automation Technology, Hangzhou Dianzi University, Hangzhou, Zhejiang, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060771525","display_name":"Wen\u2010Sheng Zhao","orcid":"https://orcid.org/0000-0002-2507-5776"},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wen-Sheng Zhao","raw_affiliation_strings":["Innovation Center for Electronic Design Automation Technology, Hangzhou Dianzi University, Hangzhou, Zhejiang, China"],"raw_orcid":"https://orcid.org/0000-0002-2507-5776","affiliations":[{"raw_affiliation_string":"Innovation Center for Electronic Design Automation Technology, Hangzhou Dianzi University, Hangzhou, Zhejiang, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100705837","display_name":"Lihong Zhang","orcid":"https://orcid.org/0000-0003-2946-8072"},"institutions":[{"id":"https://openalex.org/I130438778","display_name":"Memorial University of Newfoundland","ror":"https://ror.org/04haebc03","country_code":"CA","type":"education","lineage":["https://openalex.org/I130438778"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Lihong Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Faculty of Engineering and Applied Science, Memorial University of Newfoundland, St. John’s, NL A1C, Canada"],"raw_orcid":"https://orcid.org/0000-0003-2946-8072","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Faculty of Engineering and Applied Science, Memorial University of Newfoundland, St. John’s, NL A1C, Canada","institution_ids":["https://openalex.org/I130438778"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6923,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.6970061,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"44","issue":"3","first_page":"832","last_page":"844"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compensation","display_name":"Compensation (psychology)","score":0.5947448015213013},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.581614077091217},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5076934099197388},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46478793025016785},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4530163109302521},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43593481183052063},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27591121196746826},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21724233031272888},{"id":"https://openalex.org/keywords/psychology","display_name":"Psychology","score":0.11542460322380066}],"concepts":[{"id":"https://openalex.org/C2780023022","wikidata":"https://www.wikidata.org/wiki/Q1338171","display_name":"Compensation (psychology)","level":2,"score":0.5947448015213013},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.581614077091217},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5076934099197388},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46478793025016785},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4530163109302521},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43593481183052063},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27591121196746826},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21724233031272888},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.11542460322380066},{"id":"https://openalex.org/C11171543","wikidata":"https://www.wikidata.org/wiki/Q41630","display_name":"Psychoanalysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2024.3462904","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3462904","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7799999713897705}],"awards":[{"id":"https://openalex.org/G2590409249","display_name":null,"funder_award_id":"62222401","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G495264999","display_name":null,"funder_award_id":"62331018","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G5850800138","display_name":null,"funder_award_id":"ZJ2023003","funder_id":"https://openalex.org/F4320335432","funder_display_name":"Postdoctoral Science Foundation of Guangxi Province of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"},{"id":"https://openalex.org/F4320335432","display_name":"Postdoctoral Science Foundation of Guangxi Province of China","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W2046328375","https://openalex.org/W2099549006","https://openalex.org/W2109443454","https://openalex.org/W2110073735","https://openalex.org/W2145686284","https://openalex.org/W2201613796","https://openalex.org/W2736440494","https://openalex.org/W2800869073","https://openalex.org/W2899985657","https://openalex.org/W2911472431","https://openalex.org/W3009193187","https://openalex.org/W3092618035","https://openalex.org/W3111226333","https://openalex.org/W3148042526","https://openalex.org/W3196467229","https://openalex.org/W3205090792","https://openalex.org/W3213817780","https://openalex.org/W4213423202","https://openalex.org/W4226104423","https://openalex.org/W4245960235","https://openalex.org/W4321021655","https://openalex.org/W4384785540","https://openalex.org/W4387546336","https://openalex.org/W4391698369"],"related_works":["https://openalex.org/W2379084545","https://openalex.org/W2365687337","https://openalex.org/W2358180351","https://openalex.org/W2392368077","https://openalex.org/W2365082216","https://openalex.org/W2388018705","https://openalex.org/W4241196849","https://openalex.org/W2098121934","https://openalex.org/W2375192119","https://openalex.org/W3211653297"],"abstract_inverted_index":{"Analog":[0],"circuit":[1,27,87],"topology":[2,28],"synthesis":[3,7,29,41,108,119],"suffers":[4],"from":[5],"weak":[6],"capability":[8,120],"and":[9,55],"low-synthesis":[10],"efficiency,":[11,42],"which":[12,31,58,89],"result":[13],"in":[14,69],"a":[15,25,33,46,52,62,75,122],"bottleneck":[16],"toward":[17],"its":[18,40],"practical":[19],"industrial":[20],"applications.":[21],"This":[22],"article":[23],"presents":[24],"proximal-policy-optimization-based":[26],"framework,":[30],"features":[32],"superior":[34],"convergence":[35],"rate.":[36],"To":[37],"further":[38],"promote":[39],"we":[43],"have":[44],"improved":[45],"deterministic":[47,123],"optimization":[48],"method":[49,103],"by":[50,110],"incorporating":[51],"bias-aware":[53],"scheme":[54,78],"group":[56],"concept,":[57],"is":[59,79],"applied":[60],"as":[61],"filter":[63],"to":[64,81],"eliminate":[65],"the":[66,70,85,98,107,118],"undesirable":[67],"topologies":[68],"early":[71],"evaluation":[72],"stage.":[73],"Moreover,":[74],"graph-based":[76],"refinement":[77],"proposed":[80,102],"perform":[82],"deterministically":[83],"on":[84],"generated":[86],"topologies,":[88],"can":[90],"efficiently":[91],"add":[92],"frequency":[93],"compensation":[94,124],"circuits.":[95],"Compared":[96],"with":[97,121],"state-of-the-art":[99],"approaches,":[100],"our":[101],"not":[104],"only":[105],"boosts":[106],"efficiency":[109],"at":[111],"least":[112],"3":[113],"times":[114],"but":[115],"also":[116],"enhances":[117],"scheme,":[125],"showcasing":[126],"significant":[127],"advancement":[128],"of":[129],"performance":[130],"efficacy.":[131]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}