{"id":"https://openalex.org/W4402401809","doi":"https://doi.org/10.1109/tcad.2024.3457378","title":"Enhancing Delay-Driven LUT Mapping With Boolean Decomposition","display_name":"Enhancing Delay-Driven LUT Mapping With Boolean Decomposition","publication_year":2024,"publication_date":"2024-09-10","ids":{"openalex":"https://openalex.org/W4402401809","doi":"https://doi.org/10.1109/tcad.2024.3457378"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2024.3457378","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3457378","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tcad.2024.3457378","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061118962","display_name":"Alessandro Tempia Calvino","orcid":"https://orcid.org/0000-0003-1312-2907"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Alessandro Tempia Calvino","raw_affiliation_strings":["Integrated Systems Laboratory, Ecole Polytechnique Federale de Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, Ecole Polytechnique Federale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["Integrated Systems Laboratory, Ecole Polytechnique Federale de Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, Ecole Polytechnique Federale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110450560","display_name":"Alan Mishchenko","orcid":"https://orcid.org/0009-0004-1303-6261"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alan Mishchenko","raw_affiliation_strings":["Department of EECS, University of California, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of EECS, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064568178","display_name":"Robert K. Brayton","orcid":"https://orcid.org/0000-0002-3861-1718"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert Brayton","raw_affiliation_strings":["Department of EECS, University of California, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of EECS, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5061118962"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":2.277,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.89374841,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"44","issue":"3","first_page":"1017","last_page":"1030"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6693251132965088},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5895915031433105},{"id":"https://openalex.org/keywords/decomposition","display_name":"Decomposition","score":0.5169131755828857},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.4129991829395294},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39719539880752563},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3811280131340027},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.3807567059993744},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3715690076351166},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34246957302093506},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3284568786621094},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.228245347738266},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1338341236114502}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6693251132965088},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5895915031433105},{"id":"https://openalex.org/C124681953","wikidata":"https://www.wikidata.org/wiki/Q339062","display_name":"Decomposition","level":2,"score":0.5169131755828857},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.4129991829395294},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39719539880752563},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3811280131340027},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.3807567059993744},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3715690076351166},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34246957302093506},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3284568786621094},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.228245347738266},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1338341236114502},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2024.3457378","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3457378","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:infoscience.epfl.ch:20.500.14299/243704","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/243704","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"research article"}],"best_oa_location":{"id":"doi:10.1109/tcad.2024.3457378","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3457378","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Climate action","score":0.6000000238418579,"id":"https://metadata.un.org/sdg/13"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309545","display_name":"Synopsys","ror":"https://ror.org/013by2m91"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W1519337070","https://openalex.org/W1612810659","https://openalex.org/W1985457698","https://openalex.org/W1993932586","https://openalex.org/W1995135231","https://openalex.org/W1996198117","https://openalex.org/W1996501408","https://openalex.org/W2056693747","https://openalex.org/W2072740520","https://openalex.org/W2080267935","https://openalex.org/W2082909013","https://openalex.org/W2093176534","https://openalex.org/W2103371236","https://openalex.org/W2105715355","https://openalex.org/W2115731525","https://openalex.org/W2138265054","https://openalex.org/W2140727935","https://openalex.org/W2141746157","https://openalex.org/W2145806390","https://openalex.org/W2146136491","https://openalex.org/W2150787480","https://openalex.org/W2159352256","https://openalex.org/W2169749620","https://openalex.org/W2242458479","https://openalex.org/W2323419649","https://openalex.org/W2478522672","https://openalex.org/W3143673400","https://openalex.org/W3147706417","https://openalex.org/W3148005990","https://openalex.org/W3213615259","https://openalex.org/W4237666325","https://openalex.org/W4239323126","https://openalex.org/W4240866746","https://openalex.org/W4246381373","https://openalex.org/W4251954744","https://openalex.org/W4256548512","https://openalex.org/W4293023818","https://openalex.org/W4319870589","https://openalex.org/W4389166681","https://openalex.org/W4393141084","https://openalex.org/W6601412428","https://openalex.org/W6607838976","https://openalex.org/W6631139648","https://openalex.org/W6631725144"],"related_works":["https://openalex.org/W2150974517","https://openalex.org/W2611822924","https://openalex.org/W2486254595","https://openalex.org/W2728195892","https://openalex.org/W3204916073","https://openalex.org/W2031906996","https://openalex.org/W2055594799","https://openalex.org/W2403507963","https://openalex.org/W1936629927","https://openalex.org/W1976822807"],"abstract_inverted_index":{"Ashenhurst-Curtis":[0],"decomposition":[1,5],"(ACD)":[2],"is":[3],"a":[4,47,69],"technique":[6,52],"used,":[7],"in":[8,121,153,176,179,183],"particular,":[9],"to":[10,64,86,137,162,170],"map":[11],"combinational":[12],"logic":[13],"into":[14,68,141],"lookup":[15],"tables":[16],"(LUTs)":[17],"structures":[18,145],"when":[19],"synthesizing":[20],"hardware":[21],"designs.":[22],"However,":[23],"available":[24],"implementations":[25,152],"of":[26,53,72,100,105,116,146,156,174],"ACD":[27,54,81],"suffer":[28],"from":[29],"excessive":[30],"complexity,":[31],"search-space":[32],"restrictions,":[33],"and":[34,42,50,74,102,181],"slow":[35],"run":[36,109,189],"time,":[37],"which":[38,149],"limit":[39],"their":[40],"applicability":[41],"scalability.":[43],"This":[44],"article":[45],"presents":[46],"novel":[48],"fast":[49],"versatile":[51],"suitable":[55],"for":[56,187],"delay":[57,98,119],"optimization.":[58],"We":[59],"use":[60,133],"this":[61,166],"new":[62,135,167],"formulation":[63,136,168],"compute":[65,138],"two-level":[66],"decompositions":[67,140],"variable":[70],"number":[71],"LUTs":[73],"enhance":[75],"delay-driven":[76],"LUT":[77,143],"mapping":[78],"by":[79],"performing":[80],"on":[82,91],"the":[83,117,122,134,154,163,184],"fly.":[84],"Compared":[85,161],"state-of-the-art":[87,164],"technology":[88],"mapping,":[89],"experiments":[90],"heavily":[92],"optimized":[93],"benchmarks":[94],"demonstrate":[95],"an":[96,171],"average":[97,172],"improvement":[99],"12.39%":[101],"area":[103],"reduction":[104,173],"2.20%":[106],"with":[107],"affordable":[108],"time.":[110,190],"Additionally,":[111],"our":[112],"method":[113],"improves":[114],"4":[115],"best":[118],"results":[120],"EPFL":[123],"synthesis":[124],"competition":[125],"without":[126],"employing":[127],"design-space":[128],"exploration":[129],"techniques.":[130],"Moreover,":[131],"we":[132],"exact":[139],"fixed":[142],"cascade":[144],"two":[147],"LUTs,":[148],"have":[150],"efficient":[151],"architecture":[155],"AMD":[157],"field-programmable":[158],"gate":[159],"arrays.":[160],"method,":[165],"leads":[169],"6.22%":[175],"delay,":[177],"3.82%":[178],"area,":[180],"3.09%":[182],"edge":[185],"count":[186],"better":[188]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":1}],"updated_date":"2025-12-19T19:40:27.379048","created_date":"2025-10-10T00:00:00"}