{"id":"https://openalex.org/W4401723483","doi":"https://doi.org/10.1109/tcad.2024.3447218","title":"A Robust FPGA Router With Optimization of High-Fanout Nets and Intra-CLB Connections","display_name":"A Robust FPGA Router With Optimization of High-Fanout Nets and Intra-CLB Connections","publication_year":2024,"publication_date":"2024-08-21","ids":{"openalex":"https://openalex.org/W4401723483","doi":"https://doi.org/10.1109/tcad.2024.3447218"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2024.3447218","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3447218","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102441621","display_name":"Xun Jiang","orcid":"https://orcid.org/0009-0006-7958-8485"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xun Jiang","raw_affiliation_strings":["School of Integrated Circuits, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100639356","display_name":"Jiarui Wang","orcid":"https://orcid.org/0000-0002-7054-384X"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiarui Wang","raw_affiliation_strings":["School of Computer Science and the School of Integrated Circuits, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and the School of Integrated Circuits, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042195167","display_name":"Jing Mai","orcid":"https://orcid.org/0000-0002-3787-1534"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jing Mai","raw_affiliation_strings":["School of Computer Science and the School of Integrated Circuits, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and the School of Integrated Circuits, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000972803","display_name":"Zhixiong Di","orcid":"https://orcid.org/0000-0001-7323-5052"},"institutions":[{"id":"https://openalex.org/I4800084","display_name":"Southwest Jiaotong University","ror":"https://ror.org/00hn7w693","country_code":"CN","type":"education","lineage":["https://openalex.org/I4800084"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhixiong Di","raw_affiliation_strings":["School of Integrated Circuits Science and Engineering, Southwest Jiaotong University, Chengdu, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits Science and Engineering, Southwest Jiaotong University, Chengdu, China","institution_ids":["https://openalex.org/I4800084"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000933188","display_name":"Yibo Lin","orcid":"https://orcid.org/0000-0002-0977-2774"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yibo Lin","raw_affiliation_strings":["School of Integrated Circuits and the Beijing Advanced Innovation Center for Integrated Circuits, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits and the Beijing Advanced Innovation Center for Integrated Circuits, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5102441621"],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":0.6263,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.68088941,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":"44","issue":"3","first_page":"1003","last_page":"1016"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.9130542278289795},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6878282427787781},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6565868854522705},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6557044982910156},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47073090076446533},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2938675880432129},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.17316067218780518}],"concepts":[{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.9130542278289795},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6878282427787781},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6565868854522705},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6557044982910156},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47073090076446533},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2938675880432129},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.17316067218780518}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2024.3447218","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3447218","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5099999904632568,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G3390666806","display_name":null,"funder_award_id":"62374138","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G6847781164","display_name":null,"funder_award_id":"B18001","funder_id":"https://openalex.org/F4320327912","funder_display_name":"Higher Education Discipline Innovation Project"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320327912","display_name":"Higher Education Discipline Innovation Project","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W2023428606","https://openalex.org/W2125831674","https://openalex.org/W2275304190","https://openalex.org/W2328615082","https://openalex.org/W2766937070","https://openalex.org/W2792745633","https://openalex.org/W2908649606","https://openalex.org/W2911156617","https://openalex.org/W2950858046","https://openalex.org/W3013952364","https://openalex.org/W3033033241","https://openalex.org/W3080438181","https://openalex.org/W3125127664","https://openalex.org/W3180426233","https://openalex.org/W3188917597","https://openalex.org/W3204012634","https://openalex.org/W3215473801","https://openalex.org/W4211082391","https://openalex.org/W4312121154","https://openalex.org/W4318684489","https://openalex.org/W4386523879","https://openalex.org/W4389166655","https://openalex.org/W4389919621","https://openalex.org/W4391183716","https://openalex.org/W4401414256"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2122026593","https://openalex.org/W2582203024","https://openalex.org/W1588358165","https://openalex.org/W4237683758","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Routing":[0],"is":[1,42,133],"the":[2,7,18,91,97,103,111,129,194],"most":[3],"time-consuming":[4],"step":[5],"in":[6,20,28,33,72,179],"implementation":[8],"flow":[9],"of":[10,93,203],"field":[11],"programmable":[12],"gate":[13],"array":[14],"(FPGA)":[15],"designs.":[16],"With":[17],"advance":[19],"transistor":[21],"scaling":[22],"and":[23,37,76,162,183],"system":[24],"integration,":[25],"hardware":[26],"resources":[27],"FPGA":[29,53,62],"devices":[30,54],"are":[31,119],"growing":[32],"a":[34,86,138,149],"larger":[35],"quantity":[36],"diversity.":[38],"The":[39,65],"routing":[40,63,69,92,99,131,146,198],"architecture":[41,132],"designed":[43],"to":[44,52,89,101,121,143],"be":[45],"more":[46],"complicated":[47],"for":[48,60,68,80,106],"mapping":[49],"RTL":[50],"designs":[51],"correctly,":[55],"which":[56,95],"brings":[57],"significant":[58],"challenges":[59,67],"current":[61],"algorithms.":[64],"key":[66],"algorithms":[70],"lie":[71],"large":[73],"solution":[74],"space":[75,105],"heavy":[77],"congestion,":[78],"especially":[79],"high-fanout":[81],"nets":[82],"(HFNets).":[83],"We":[84,136],"propose":[85,137],"partition-based":[87],"algorithm":[88,142,199],"accelerate":[90],"HFNets,":[94],"decomposes":[96],"global":[98],"guide":[100],"shrink":[102],"search":[104],"connecting":[107],"each":[108],"sink.":[109],"Meanwhile,":[110],"congestions":[112],"existing":[113],"inside":[114,148],"configurable":[115],"logic":[116,157,160],"block":[117],"(CLB)":[118],"hard":[120],"handle":[122],"by":[123,153],"traditional":[124],"sequential":[125],"negotiation-based":[126],"algorithms,":[127],"because":[128],"industrial":[130],"quite":[134],"complex.":[135],"concurrent":[139],"intra-CLB":[140,156],"rerouting":[141],"effectively":[144],"resolve":[145],"congestion":[147],"CLB":[150],"tile":[151],"induced":[152],"connections":[154],"between":[155],"pins,":[158],"e.g.,":[159],"elements":[161],"switch":[163],"boxes.":[164],"Experimental":[165],"results":[166],"on":[167],"modified":[168],"ISPD2016":[169],"benchmarks":[170],"demonstrate":[171],"that":[172],"our":[173],"framework":[174],"can":[175],"achieve":[176],"100%":[177],"routability":[178],"9.8%":[180],"less":[181,191],"wirelength":[182],"<inline-formula":[184],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[185],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[186],"<tex-math":[187],"notation=\"LaTeX\">$11\\times":[188],"$":[189],"</tex-math></inline-formula>":[190],"runtime,":[192],"while":[193],"state-of-the-art":[195],"VTR":[196],"8.0":[197],"fails":[200],"at":[201],"7":[202],"12":[204],"benchmarks.":[205]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}