{"id":"https://openalex.org/W4404101547","doi":"https://doi.org/10.1109/tcad.2024.3438998","title":"ML-Based Thermal and Cache Contention Alleviation on Clustered Manycores With 3-D HBM","display_name":"ML-Based Thermal and Cache Contention Alleviation on Clustered Manycores With 3-D HBM","publication_year":2024,"publication_date":"2024-11-01","ids":{"openalex":"https://openalex.org/W4404101547","doi":"https://doi.org/10.1109/tcad.2024.3438998"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2024.3438998","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3438998","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052920956","display_name":"Mohammed Bakr Sikal","orcid":"https://orcid.org/0000-0001-9788-9026"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Mohammed Bakr Sikal","raw_affiliation_strings":["Chair for Embedded Systems, Karlsruhe Institute of Technology, Karlsruhe, Germany"],"raw_orcid":"https://orcid.org/0000-0001-9788-9026","affiliations":[{"raw_affiliation_string":"Chair for Embedded Systems, Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035265423","display_name":"Heba Khdr","orcid":"https://orcid.org/0000-0003-0245-2062"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Heba Khdr","raw_affiliation_strings":["Chair for Embedded Systems, Karlsruhe Institute of Technology, Karlsruhe, Germany"],"raw_orcid":"https://orcid.org/0000-0003-0245-2062","affiliations":[{"raw_affiliation_string":"Chair for Embedded Systems, Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028956454","display_name":"Lokesh Siddhu","orcid":"https://orcid.org/0000-0002-5312-8679"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Lokesh Siddhu","raw_affiliation_strings":["Chair for Embedded Systems, Karlsruhe Institute of Technology, Karlsruhe, Germany"],"raw_orcid":"https://orcid.org/0000-0002-5312-8679","affiliations":[{"raw_affiliation_string":"Chair for Embedded Systems, Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063508488","display_name":"J\u00f6rg Henkel","orcid":"https://orcid.org/0000-0001-9602-2922"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J\u00f6rg Henkel","raw_affiliation_strings":["Chair for Embedded Systems, Karlsruhe Institute of Technology, Karlsruhe, Germany"],"raw_orcid":"https://orcid.org/0000-0001-9602-2922","affiliations":[{"raw_affiliation_string":"Chair for Embedded Systems, Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5052920956"],"corresponding_institution_ids":["https://openalex.org/I102335020"],"apc_list":null,"apc_paid":null,"fwci":2.3718,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.90329807,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":"43","issue":"11","first_page":"3614","last_page":"3625"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.930899977684021,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.930899977684021,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9247999787330627,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7059499621391296},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.533195972442627},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34412652254104614}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7059499621391296},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.533195972442627},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34412652254104614}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2024.3438998","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3438998","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1596277129","https://openalex.org/W2034062945","https://openalex.org/W2129960401","https://openalex.org/W2613887601","https://openalex.org/W2745301591","https://openalex.org/W2770465907","https://openalex.org/W2942961753","https://openalex.org/W2945627082","https://openalex.org/W2979134390","https://openalex.org/W2993391111","https://openalex.org/W3003790200","https://openalex.org/W3016166938","https://openalex.org/W3090173540","https://openalex.org/W3142845206","https://openalex.org/W3146763006","https://openalex.org/W3178438399","https://openalex.org/W3203766485","https://openalex.org/W3213031690","https://openalex.org/W4238549726","https://openalex.org/W4280530193","https://openalex.org/W4293173907","https://openalex.org/W4293192685","https://openalex.org/W4308480030","https://openalex.org/W4376851162","https://openalex.org/W4386568684","https://openalex.org/W4386764144","https://openalex.org/W4387378083","https://openalex.org/W6607735624","https://openalex.org/W6681178109","https://openalex.org/W6704890176"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052"],"abstract_inverted_index":{"Enabled":[0,142],"by":[1,42,53,143,194],"the":[2,10,25,46,50,54,58,62,77,81,85,88,96,109,114,121,126,131,136,139,165,171,177,192,211,214],"recent":[3],"advancements":[4],"in":[5,45,57,72,108,124],"2.5D/3-D":[6],"integration":[7,11,32],"and":[8,52,80,87,138,155,158,173,213],"packaging,":[9],"of":[12,83,100,167,175,191,209],"clustered":[13],"manycore":[14,86,137,212],"processors":[15],"with":[16],"high-bandwidth":[17],"memory":[18,27],"(HBM)":[19],"is":[20,39],"gaining":[21],"prominence":[22],"to":[23,94,196],"satisfy":[24],"increasing":[26],"bandwidth":[28],"demands.":[29],"Although":[30],"this":[31,106],"can":[33,162],"offer":[34],"significant":[35,185],"performance":[36,98,172,186],"gains,":[37],"it":[38],"still":[40],"limited":[41],"cache":[43,48,78,122],"contention":[44,79,123],"final-level":[47],"on":[49,170],"clusters":[51],"thermal":[55,132,207],"issues":[56,71],"3-D":[59],"HBM.":[60,215],"While":[61],"existing":[63,189],"state-of-the-art":[64],"resource":[65,116],"management":[66,117],"techniques":[67],"have":[68],"tackled":[69],"these":[70],"isolation,":[73],"we":[74,111],"argue":[75],"that":[76,119],"temperature":[82,174],"both":[84,135,176,210],"HBM":[89,140],"must":[90],"be":[91],"considered":[92],"jointly":[93],"harness":[95],"full":[97],"potential":[99],"such":[101],"modern":[102],"architectures.":[103],"To":[104],"cover":[105],"gap":[107],"literature,":[110],"present":[112],"MTCM,":[113],"first":[115],"technique":[118],"considers":[120],"maximizing":[125],"system":[127],"performance,":[128],"while":[129,205],"maintaining":[130,206],"safety":[133,208],"across":[134],"stack.":[141],"our":[144,151],"accurate,":[145],"yet":[146],"lightweight,":[147],"neural":[148],"network":[149],"models,":[150],"proposed":[152],"task":[153],"migration":[154],"dynamic":[156],"voltage":[157],"frequency":[159],"scaling":[160],"policies":[161],"accurately":[163],"predict":[164],"impact":[166],"runtime":[168],"decisions":[169],"subsystems.":[178],"Our":[179],"extensive":[180],"evaluation":[181],"experiments":[182],"reveal":[183],"a":[184],"improvement":[187],"over":[188],"state":[190],"art":[193],"up":[195],"<inline-formula":[197],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[198],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[199],"<tex-math":[200],"notation=\"LaTeX\">$1\\times":[201],"$":[202],"</tex-math></inline-formula>":[203],",":[204]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}