{"id":"https://openalex.org/W4401070574","doi":"https://doi.org/10.1109/tcad.2024.3435690","title":"Light-CIM: A Lightweight ADC/DAC-Fewer RRAM CIM DNN Accelerator With Fully Analog Tiles and Nonideality-Aware Algorithm for Consumer Electronics","display_name":"Light-CIM: A Lightweight ADC/DAC-Fewer RRAM CIM DNN Accelerator With Fully Analog Tiles and Nonideality-Aware Algorithm for Consumer Electronics","publication_year":2024,"publication_date":"2024-07-29","ids":{"openalex":"https://openalex.org/W4401070574","doi":"https://doi.org/10.1109/tcad.2024.3435690"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2024.3435690","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3435690","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040236486","display_name":"Chenyang Zhao","orcid":"https://orcid.org/0000-0002-5054-8141"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chenyang Zhao","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-5054-8141","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034082523","display_name":"Jinbei Fang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinbei Fang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078773129","display_name":"Jingwen Jiang","orcid":"https://orcid.org/0009-0004-1479-0282"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jingwen Jiang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0004-1479-0282","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034197769","display_name":"Xiaoyong Xue","orcid":"https://orcid.org/0000-0001-9001-4569"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyong Xue","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-9001-4569","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100656792","display_name":"Xiaoyang Zeng","orcid":"https://orcid.org/0000-0003-3986-137X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyang Zeng","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0003-3986-137X","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":1.3645,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.78947076,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":"44","issue":"2","first_page":"602","last_page":"612"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9729999899864197,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9729999899864197,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11160","display_name":"Acoustic Wave Resonator Technologies","score":0.972000002861023,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10369","display_name":"Advanced MEMS and NEMS Technologies","score":0.9574999809265137,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.5351356863975525},{"id":"https://openalex.org/keywords/electronics","display_name":"Electronics","score":0.5049322247505188},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.49704936146736145},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4807112514972687},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3523295521736145},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33372944593429565},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19769877195358276},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.125215083360672}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.5351356863975525},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.5049322247505188},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.49704936146736145},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4807112514972687},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3523295521736145},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33372944593429565},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19769877195358276},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.125215083360672}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2024.3435690","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3435690","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5099999904632568,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G2011749599","display_name":null,"funder_award_id":"22ZR1407100","funder_id":"https://openalex.org/F4320321885","funder_display_name":"Science and Technology Commission of Shanghai Municipality"},{"id":"https://openalex.org/G4092483499","display_name":null,"funder_award_id":"62274038","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G4701251088","display_name":null,"funder_award_id":"2023YFB4404700","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"},{"id":"https://openalex.org/G8713766289","display_name":null,"funder_award_id":"21TS1401200","funder_id":"https://openalex.org/F4320321885","funder_display_name":"Science and Technology Commission of Shanghai Municipality"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321885","display_name":"Science and Technology Commission of Shanghai Municipality","ror":"https://ror.org/03kt66j61"},{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1974260817","https://openalex.org/W2004823737","https://openalex.org/W2162279286","https://openalex.org/W2314204640","https://openalex.org/W2508602506","https://openalex.org/W2518281301","https://openalex.org/W2613989746","https://openalex.org/W2782046614","https://openalex.org/W2794288888","https://openalex.org/W2921329602","https://openalex.org/W2945707356","https://openalex.org/W2979663695","https://openalex.org/W3013080934","https://openalex.org/W3015980402","https://openalex.org/W3092137903","https://openalex.org/W3092368495","https://openalex.org/W3137853725","https://openalex.org/W3212662098","https://openalex.org/W4221131761","https://openalex.org/W4286571956","https://openalex.org/W4367728425","https://openalex.org/W4387070976","https://openalex.org/W4388409184","https://openalex.org/W6677580257","https://openalex.org/W6843879034"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2545245183","https://openalex.org/W2054635671","https://openalex.org/W2017425642","https://openalex.org/W2350916061","https://openalex.org/W1970117475","https://openalex.org/W3161624601","https://openalex.org/W2611512961","https://openalex.org/W2078381924","https://openalex.org/W4206468571"],"abstract_inverted_index":{"Neuromorphic":[0],"computing":[1],"has":[2],"emerged":[3],"as":[4],"a":[5,51,65,141,195],"revolutionary":[6],"technology":[7],"in":[8,42,99,116,162,172,189],"consumer":[9],"electronics,":[10],"with":[11,58],"computing-in-memory":[12],"(CIM)":[13],"attracting":[14],"considerable":[15],"attention":[16],"for":[17,37,87,112,132],"its":[18],"potential":[19],"to":[20,129,147,186,219],"minimize":[21],"data":[22,39,88,92,114,176],"transfer.":[23],"However,":[24],"most":[25],"CIM":[26,53,118],"accelerators":[27],"necessitate":[28],"numerous":[29],"digital-to-analog":[30],"converters":[31,35],"(DACs)":[32],"and":[33,45,63,82,95,110,157,170,208],"analog-to-digital":[34],"(ADCs)":[36],"mixed-signal":[38],"processing,":[40],"resulting":[41],"substantial":[43],"area":[44],"energy":[46,210],"overheads.":[47],"This":[48],"study":[49],"introduces":[50],"lightweight":[52],"accelerator,":[54],"Light-CIM,":[55],"which":[56],"operates":[57],"fully":[59,121],"analog":[60,84,100,122,175],"tiles":[61],"(FANTs)":[62],"employs":[64],"nonideality-aware":[66,142],"algorithm.":[67],"A":[68],"FANT":[69],"consists":[70],"of":[71,135,151,160,198,212],"one-transistor-one-resistor":[72],"(1T1R)":[73],"arrays":[74],"based":[75],"on":[76],"resistive":[77],"random":[78],"access":[79],"memory":[80],"(RRAM)":[81],"customized":[83],"peripheral":[85],"circuits":[86,161],"processing.":[89],"The":[90,120],"intratile":[91],"computation,":[93],"transfer,":[94],"buffering":[96],"are":[97],"all":[98],"voltage,":[101],"current,":[102],"or":[103],"RRAM":[104],"resistance,":[105],"thus":[106],"eliminating":[107],"costly":[108],"DACs":[109],"ADCs":[111],"intermediate":[113],"conversions":[115],"conventional":[117],"accelerators.":[119],"approach":[123],"significantly":[124],"reduces":[125],"power":[126,138],"consumption":[127],"attributed":[128],"ADCs,":[130],"accounting":[131],"only":[133],"2.5%":[134],"the":[136,149,152,173],"total":[137],"consumption.":[139],"Additionally,":[140],"training":[143],"algorithm":[144],"is":[145],"employed":[146],"enhance":[148],"robustness":[150],"hardware":[153,174],"system.":[154],"It":[155],"models":[156],"incorporates":[158],"nonidealities":[159],"software":[163,187],"training,":[164],"including":[165],"read":[166],"nonlinearities,":[167],"mismatches,":[168],"variations,":[169],"noises":[171],"flow.":[177],"Experimental":[178],"results":[179],"demonstrate":[180],"that":[181],"Light-CIM":[182,193],"achieves":[183],"accuracy":[184],"close":[185],"performance":[188],"various":[190],"NN":[191],"models.":[192],"accomplishes":[194],"compute":[196],"density":[197],"3.91":[199],"TOPS/<inline-formula":[200],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[201],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[202],"<tex-math":[203],"notation=\"LaTeX\">${\\mathrm":[204],"{":[205],"mm}}^{2}$":[206],"</tex-math></inline-formula>":[207],"an":[209],"efficiency":[211],"3.08":[213],"TOPS/W,":[214],"both":[215],"highly":[216],"competitive":[217],"compared":[218],"state-of-the-art":[220],"works.":[221]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":6}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}