{"id":"https://openalex.org/W4399801932","doi":"https://doi.org/10.1109/tcad.2024.3416894","title":"MMM: Machine Learning-Based Macro-Modeling for Linear Analog ICs and ADC/DACs","display_name":"MMM: Machine Learning-Based Macro-Modeling for Linear Analog ICs and ADC/DACs","publication_year":2024,"publication_date":"2024-06-19","ids":{"openalex":"https://openalex.org/W4399801932","doi":"https://doi.org/10.1109/tcad.2024.3416894"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2024.3416894","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3416894","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018086253","display_name":"Yishuang Lin","orcid":"https://orcid.org/0000-0003-1555-4623"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yishuang Lin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A&#x0026;M University, College Station, TX, USA"],"raw_orcid":"https://orcid.org/0000-0003-1555-4623","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&#x0026;M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yaguang Li","orcid":"https://orcid.org/0000-0002-6856-2128"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yaguang Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A&#x0026;M University, College Station, TX, USA"],"raw_orcid":"https://orcid.org/0000-0002-6856-2128","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&#x0026;M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063857392","display_name":"Meghna Madhusudan","orcid":"https://orcid.org/0000-0001-5101-2421"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]},{"id":"https://openalex.org/I4210101327","display_name":"Twin Cities Orthopedics","ror":"https://ror.org/01en4s460","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I4210101327"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Meghna Madhusudan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota Twin Cities, Minneapolis, MN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota Twin Cities, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I4210101327","https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068714995","display_name":"Sachin S. Sapatnekar","orcid":"https://orcid.org/0000-0002-5353-2364"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]},{"id":"https://openalex.org/I4210101327","display_name":"Twin Cities Orthopedics","ror":"https://ror.org/01en4s460","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I4210101327"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sachin S. Sapatnekar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota Twin Cities, Minneapolis, MN, USA"],"raw_orcid":"https://orcid.org/0000-0002-5353-2364","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota Twin Cities, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I4210101327","https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059037025","display_name":"Ramesh Harjani","orcid":"https://orcid.org/0000-0001-7691-566X"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]},{"id":"https://openalex.org/I4210101327","display_name":"Twin Cities Orthopedics","ror":"https://ror.org/01en4s460","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I4210101327"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramesh Harjani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota Twin Cities, Minneapolis, MN, USA"],"raw_orcid":"https://orcid.org/0000-0001-7691-566X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota Twin Cities, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I4210101327","https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103246390","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0003-1157-7799"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiang Hu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A&#x0026;M University, College Station, TX, USA"],"raw_orcid":"https://orcid.org/0000-0003-1157-7799","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&#x0026;M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5018086253"],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":0.8837,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.70176604,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"43","issue":"12","first_page":"4740","last_page":"4752"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9786999821662903,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9786999821662903,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9476000070571899,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.6052912473678589},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5598369836807251},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.5314230918884277},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35136908292770386},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.33232057094573975},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.251781702041626},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21203279495239258},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07384628057479858},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.06086277961730957},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.0406116247177124}],"concepts":[{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.6052912473678589},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5598369836807251},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.5314230918884277},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35136908292770386},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.33232057094573975},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.251781702041626},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21203279495239258},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07384628057479858},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06086277961730957},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.0406116247177124}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2024.3416894","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3416894","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G115947537","display_name":null,"funder_award_id":"CCF-2212345","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G5096295778","display_name":null,"funder_award_id":"CCF-2212346","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G7173670773","display_name":null,"funder_award_id":"CCF-2106725","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W1528686882","https://openalex.org/W1930624869","https://openalex.org/W1996190198","https://openalex.org/W1998752433","https://openalex.org/W2023287040","https://openalex.org/W2032733423","https://openalex.org/W2053846259","https://openalex.org/W2064733273","https://openalex.org/W2090292347","https://openalex.org/W2122156639","https://openalex.org/W2122691518","https://openalex.org/W2128347557","https://openalex.org/W2131926267","https://openalex.org/W2137774000","https://openalex.org/W2151588966","https://openalex.org/W2153019368","https://openalex.org/W2155076421","https://openalex.org/W2164540960","https://openalex.org/W2295598076","https://openalex.org/W2344478748","https://openalex.org/W2547669352","https://openalex.org/W2997591727","https://openalex.org/W3036164688","https://openalex.org/W3092618035","https://openalex.org/W3171010298","https://openalex.org/W3196467229","https://openalex.org/W3211815845","https://openalex.org/W4242427575","https://openalex.org/W4248460126","https://openalex.org/W4252378425","https://openalex.org/W4312268114","https://openalex.org/W4317795302","https://openalex.org/W4379115963","https://openalex.org/W6631190155","https://openalex.org/W6682332356","https://openalex.org/W6754005058","https://openalex.org/W6766978945","https://openalex.org/W6787026827","https://openalex.org/W6787067255"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2030816003","https://openalex.org/W4239992647","https://openalex.org/W2150013480","https://openalex.org/W1554458299","https://openalex.org/W2076325756","https://openalex.org/W81423522","https://openalex.org/W1509860481","https://openalex.org/W4390993506"],"abstract_inverted_index":{"Performance":[0],"modeling":[1,53],"is":[2],"a":[3],"key":[4],"bottleneck":[5],"for":[6,34,46,94,130],"analog":[7,48],"design":[8,133],"automation.":[9],"Although":[10],"machine":[11],"learning-based":[12],"models":[13],"have":[14,19],"advanced":[15],"the":[16],"state-of-the-art,":[17],"they":[18],"so":[20],"far":[21],"suffered":[22],"from":[23,134],"huge":[24],"data":[25,95,127],"preparation":[26,96,128],"cost,":[27],"very":[28,122],"limited":[29],"reusability,":[30],"and":[31,50,68,97,125],"inadequate":[32],"accuracy":[33],"large":[35],"circuits.":[36],"We":[37],"introduce":[38],"ML-based":[39],"macro-modeling":[40],"techniques":[41,54],"to":[42,63,103,137],"mitigate":[43],"these":[44],"problems":[45],"linear":[47],"ICs":[49],"ADC/DACs.":[51],"The":[52],"are":[55],"based":[56],"on":[57],"macro-models,":[58],"which":[59],"can":[60,71],"be":[61,72],"assembled":[62],"evaluate":[64],"circuit":[65,76],"system":[66],"performance,":[67],"more":[69,84],"appealingly":[70],"reused":[73],"across":[74],"different":[75],"topologies.":[77],"On":[78],"representative":[79],"testcases,":[80],"our":[81],"method":[82],"achieves":[83],"than":[85],"<inline-formula":[86,110],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[87,111],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[88,112],"<tex-math":[89,113],"notation=\"LaTeX\">$1700\\times":[90],"$":[91,115],"</tex-math></inline-formula>":[92,116],"speedup":[93],"remarkably":[98],"smaller":[99],"model":[100],"errors":[101,124],"compared":[102],"recent":[104],"ML":[105],"approaches.":[106],"It":[107],"also":[108],"attains":[109],"notation=\"LaTeX\">$3600\\times":[114],"acceleration":[117],"over":[118],"SPICE":[119],"simulation":[120],"with":[121],"small":[123],"reduces":[126],"time":[129],"an":[131],"ADC":[132],"40":[135],"days":[136],"9.6":[138],"h.":[139]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}