{"id":"https://openalex.org/W4395028903","doi":"https://doi.org/10.1109/tcad.2024.3392758","title":"MaPart: An Efficient Multi-FPGA System-Aware Hypergraph Partitioning Framework","display_name":"MaPart: An Efficient Multi-FPGA System-Aware Hypergraph Partitioning Framework","publication_year":2024,"publication_date":"2024-04-23","ids":{"openalex":"https://openalex.org/W4395028903","doi":"https://doi.org/10.1109/tcad.2024.3392758"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2024.3392758","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3392758","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101613321","display_name":"Benzheng Li","orcid":"https://orcid.org/0000-0002-1227-3909"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Benzheng Li","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi’an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi’an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049604762","display_name":"Shunyang Bi","orcid":"https://orcid.org/0009-0001-1341-3977"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shunyang Bi","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi’an, Shaanxi, China"],"raw_orcid":"https://orcid.org/0009-0001-1341-3977","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi’an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052123017","display_name":"Hailong You","orcid":"https://orcid.org/0000-0003-3427-5320"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hailong You","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi’an, Shaanxi, China"],"raw_orcid":"https://orcid.org/0000-0003-3427-5320","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi’an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063896106","display_name":"Zhongdong Qi","orcid":"https://orcid.org/0000-0002-9110-4248"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhongdong Qi","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi’an, Shaanxi, China"],"raw_orcid":"https://orcid.org/0000-0002-9110-4248","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi’an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023980077","display_name":"Guangxin Guo","orcid":"https://orcid.org/0000-0002-2081-5229"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guangxin Guo","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi’an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi’an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111538908","display_name":"Richard Sun","orcid":"https://orcid.org/0009-0003-3924-2154"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Richard Sun","raw_affiliation_strings":["emulation department of S2C Inc., Shenzhen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"emulation department of S2C Inc., Shenzhen, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100421237","display_name":"Yuming Zhang","orcid":"https://orcid.org/0000-0002-8587-0747"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuming Zhang","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi’an, Shaanxi, China"],"raw_orcid":"https://orcid.org/0000-0002-8587-0747","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi’an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.276,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.77828217,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":"43","issue":"10","first_page":"3212","last_page":"3225"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/hypergraph","display_name":"Hypergraph","score":0.7713786363601685},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7360273599624634},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6411862969398499},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5603652000427246},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47841769456863403},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3858319818973541},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.34582123160362244},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14619293808937073},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.06557855010032654}],"concepts":[{"id":"https://openalex.org/C2781221856","wikidata":"https://www.wikidata.org/wiki/Q840247","display_name":"Hypergraph","level":2,"score":0.7713786363601685},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7360273599624634},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6411862969398499},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5603652000427246},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47841769456863403},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3858319818973541},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.34582123160362244},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14619293808937073},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.06557855010032654}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2024.3392758","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3392758","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3581220205","display_name":null,"funder_award_id":"61574109","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G8667409048","display_name":null,"funder_award_id":"62234010","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W288065879","https://openalex.org/W1584753249","https://openalex.org/W2023428606","https://openalex.org/W2118986737","https://openalex.org/W2121066557","https://openalex.org/W2158598102","https://openalex.org/W2161455936","https://openalex.org/W2402483587","https://openalex.org/W2570248857","https://openalex.org/W2789489838","https://openalex.org/W2998727840","https://openalex.org/W3011427649","https://openalex.org/W3092111355","https://openalex.org/W3092302326","https://openalex.org/W3213962700","https://openalex.org/W4200036442","https://openalex.org/W4200512355","https://openalex.org/W4226435553","https://openalex.org/W4241856644","https://openalex.org/W4242608849","https://openalex.org/W4378800754","https://openalex.org/W6749140407"],"related_works":["https://openalex.org/W4376608589","https://openalex.org/W1537073411","https://openalex.org/W1948107826","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Multi-FPGA":[0],"systems":[1],"(MFSs)":[2],"are":[3],"increasingly":[4],"important":[5],"in":[6,71,108,172],"addressing":[7],"VLSI":[8],"circuit":[9],"emulation":[10],"and":[11,27,102,129],"prototyping.":[12],"However,":[13],"the":[14,23,32,67,84,89,111,121,149,154,164],"limitations":[15],"of":[16,25,148,157],"I/O":[17],"resources":[18],"between":[19],"FPGAs":[20],"have":[21],"driven":[22],"usage":[24],"TDM":[26],"FPGA-hop":[28],"technologies,":[29],"which":[30,63],"complicate":[31],"partitioning":[33,39,61,90],"problem.":[34],"Consequently,":[35],"designing":[36],"a":[37,46,58,78,104,138,168],"suitable":[38],"process":[40],"for":[41],"MFS":[42],"has":[43],"emerged":[44],"as":[45],"critical":[47,133],"research":[48],"question":[49],"affecting":[50],"overall":[51],"system":[52],"performance.":[53],"This":[54],"paper":[55],"proposes":[56],"MaPart,":[57],"novel":[59],"hypergraph":[60],"framework,":[62],"aims":[64],"to":[65,82,93,175],"minimize":[66,83],"maximum":[68,85],"path":[69],"delay":[70,173],"MFS.":[72],"MaPart":[73,136],"combines":[74],"binary":[75],"search":[76],"with":[77],"non-hop":[79,95],"partitioner,":[80,96],"TopoPart+,":[81],"hop":[86,127,150],"count":[87,151],"during":[88],"process.":[91],"Compared":[92],"previous":[94],"TopoPart+":[97],"provides":[98],"enhanced":[99],"problem-solving":[100],"capabilities":[101],"achieves":[103,167],"remarkable":[105],"96%":[106],"reduction":[107,171],"cut-size.":[109],"Furthermore,":[110],"framework":[112,166],"incorporates":[113],"two":[114],"successive":[115],"local":[116],"refinement":[117],"algorithms":[118,177],"that":[119,163],"optimize":[120],"time-division":[122],"multiplexing":[123],"ratio,":[124],"reduce":[125],"total":[126],"count,":[128],"alleviate":[130],"congestion":[131],"on":[132,142,153],"paths.":[134],"Additionally,":[135],"includes":[137],"system-level":[139],"router":[140],"based":[141,152],"layered":[143],"graphs,":[144],"enabling":[145],"flexible":[146],"control":[147],"timing":[155],"criticality":[156],"each":[158],"path.":[159],"Experimental":[160],"results":[161],"demonstrate":[162],"proposed":[165],"significant":[169],"37%":[170],"compared":[174],"baseline":[176],"when":[178],"evaluated":[179],"using":[180],"publicly":[181],"available":[182],"benchmarks.":[183]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":6}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}