{"id":"https://openalex.org/W4393379758","doi":"https://doi.org/10.1109/tcad.2024.3384012","title":"Systematic Generation of Memristor-Transistor Single-Phase Combinational Logic Cells","display_name":"Systematic Generation of Memristor-Transistor Single-Phase Combinational Logic Cells","publication_year":2024,"publication_date":"2024-04-01","ids":{"openalex":"https://openalex.org/W4393379758","doi":"https://doi.org/10.1109/tcad.2024.3384012"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2024.3384012","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3384012","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012268240","display_name":"Baishakhi Rani Biswas","orcid":"https://orcid.org/0009-0009-2878-4859"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Baishakhi Rani Biswas","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA, USA","Department of Electrical and Computer Engineering, University of Southern California, Los Angeles CA, USA"],"raw_orcid":"https://orcid.org/0009-0009-2878-4859","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Southern California, Los Angeles CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Claire Yuan","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Claire Yuan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA, USA","Department of Electrical and Computer Engineering, University of Southern California, Los Angeles CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Southern California, Los Angeles CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102003940","display_name":"Fangzhou Wang","orcid":"https://orcid.org/0000-0001-7274-6184"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fangzhou Wang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA, USA","Department of Electrical and Computer Engineering, University of Southern California, Los Angeles CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Southern California, Los Angeles CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100601790","display_name":"Sandeep K. Gupta","orcid":"https://orcid.org/0000-0002-2585-9378"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandeep Gupta","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA, USA","Department of Electrical and Computer Engineering, University of Southern California, Los Angeles CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-2585-9378","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Southern California, Los Angeles CA, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":0.1731,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.43437081,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"43","issue":"10","first_page":"2990","last_page":"3003"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9922000169754028,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.7852888107299805},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6224185228347778},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.577221691608429},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.44672641158103943},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4297787547111511},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4131161868572235},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4111579656600952},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.37008756399154663},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28029710054397583},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20794153213500977},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.20289456844329834},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19115924835205078},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.06945064663887024}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.7852888107299805},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6224185228347778},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.577221691608429},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.44672641158103943},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4297787547111511},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4131161868572235},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4111579656600952},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.37008756399154663},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28029710054397583},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20794153213500977},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.20289456844329834},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19115924835205078},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06945064663887024},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2024.3384012","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3384012","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.800000011920929,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G7569450687","display_name":"SHF:Small:New models, design, and test methods for long-term aging of nanometer VLSI","funder_award_id":"1719047","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1578783943","https://openalex.org/W2004782555","https://openalex.org/W2025674646","https://openalex.org/W2059454390","https://openalex.org/W2064632620","https://openalex.org/W2081729575","https://openalex.org/W2100507967","https://openalex.org/W2112181056","https://openalex.org/W2137077661","https://openalex.org/W2160372845","https://openalex.org/W2162651880","https://openalex.org/W2546925628","https://openalex.org/W2730326864","https://openalex.org/W2734929653","https://openalex.org/W2771687934","https://openalex.org/W2774773774","https://openalex.org/W2975115906","https://openalex.org/W3001410749","https://openalex.org/W3174228295","https://openalex.org/W4282962831","https://openalex.org/W4293234130","https://openalex.org/W4313251787"],"related_works":["https://openalex.org/W4229452466","https://openalex.org/W2966276069","https://openalex.org/W2304829496","https://openalex.org/W2358307108","https://openalex.org/W3031124155","https://openalex.org/W2463286374","https://openalex.org/W2588941787","https://openalex.org/W2074526596","https://openalex.org/W2169337913","https://openalex.org/W4242010157"],"abstract_inverted_index":{"The":[0],"objective":[1],"of":[2,18,26,53,61,68,89,104,120,142,238],"our":[3,90,126,169],"research":[4,62,164],"is":[5,92],"to":[6,99,173,194,201],"create":[7,136],"efficient":[8,80],"methods":[9,34,170],"and":[10,15,35,46,79,110,123,139,182,212],"tools":[11,36],"for":[12,37,76,156,161,186,198,216,249],"the":[13,24,87,157,239],"quick":[14],"thorough":[16],"assessment":[17],"emerging":[19],"digital":[20],"circuit":[21],"devices,":[22],"facilitating":[23],"adoption":[25],"promising":[27],"ones.":[28],"In":[29,128],"this":[30,192],"work,":[31],"we":[32],"develop":[33,195],"hybrid":[38],"technology":[39],"that":[40,184,206,218],"combines":[41],"memristors":[42,181,200],"with":[43,130],"MOS":[44],"transistors":[45,183],"demonstrates":[47],"their":[48],"effectiveness.":[49],"Although":[50],"several":[51],"types":[52],"memristor-transistor":[54,81,228],"logic":[55,69,84,143,159,229],"have":[56,223,243],"been":[57],"proposed,":[58],"15":[59],"years":[60],"has":[63,165],"created":[64,166],"a":[65,73,93,101,111,137,175,196,226,246],"small":[66],"set":[67],"cells.":[70,85,144,167,241,252],"We":[71,190,222,242],"propose":[72],"systematic":[74],"method":[75,197,248],"generating":[77],"new":[78,118,133,146,227],"single-phase":[82],"combinational":[83],"At":[86],"core":[88],"approach":[91],"cell":[94,105,188],"enumerator,":[95],"which":[96,116,162,235],"enables":[97],"us":[98,172],"explore":[100],"wide":[102],"range":[103],"designs,":[106],"including":[107,215],"non-intuitive":[108],"ones,":[109],"data-driven":[112],"inductive":[113],"learning":[114],"method,":[115],"identifies":[117],"properties":[119],"such":[121,205,251],"cells":[122,147],"scales":[124],"up":[125],"explorations.":[127],"conjunction":[129],"other":[131],"completely":[132],"tools,":[134],"these":[135],"comprehensive":[138],"definitive":[140],"library":[141],"Our":[145],"provide":[148],"significant":[149],"improvements":[150],"or":[151],"significantly":[152],"distinct":[153],"Pareto-optimal":[154],"alternatives":[155],"few":[158],"functions":[160],"prior":[163],"Importantly,":[168],"enable":[171],"discover":[174],"previously":[176],"unknown":[177],"synergistic":[178],"operation":[179],"between":[180],"occurs":[185],"specific":[187],"topologies.":[189],"harness":[191],"synergy":[193],"adding":[199],"low-area":[202],"pass-transistor":[203],"circuits":[204],"they":[207],"produce":[208],"strong":[209],"output":[210],"voltages":[211],"low":[213],"power,":[214],"patterns":[217],"cause":[219],"ratioed":[220],"operation.":[221],"also":[224,244],"developed":[225,245],"family,":[230],"namely":[231],"controlled-AND":[232],"(cAND)/controlled-OR":[233],"(cOR),":[234],"includes":[236],"many":[237],"best":[240],"constructive":[247],"designing":[250]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}