{"id":"https://openalex.org/W4391807492","doi":"https://doi.org/10.1109/tcad.2024.3366024","title":"Multiobjective Optimization for PSIJ Mitigation and Impedance Improvement Based on PCPS/DR-NSDE in Chiplet-Based 2.5-D Systems","display_name":"Multiobjective Optimization for PSIJ Mitigation and Impedance Improvement Based on PCPS/DR-NSDE in Chiplet-Based 2.5-D Systems","publication_year":2024,"publication_date":"2024-02-14","ids":{"openalex":"https://openalex.org/W4391807492","doi":"https://doi.org/10.1109/tcad.2024.3366024"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2024.3366024","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3366024","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049352548","display_name":"Changle Zhi","orcid":"https://orcid.org/0000-0003-3156-0564"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Changle Zhi","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0003-3156-0564","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082281062","display_name":"Gang Dong","orcid":"https://orcid.org/0000-0001-6557-2286"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Gang Dong","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0001-6557-2286","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052339879","display_name":"Wei Xiong","orcid":"https://orcid.org/0000-0003-0915-9096"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Xiong","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0003-0915-9096","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109672249","display_name":"Deguang Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Deguang Yang","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059052067","display_name":"Daihang Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Daihang Liu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045141495","display_name":"Yinghao Feng","orcid":"https://orcid.org/0000-0002-7488-6794"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yinghao Feng","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032069607","display_name":"Yang Wang","orcid":"https://orcid.org/0000-0001-6882-4637"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yang Wang","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0001-6882-4637","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0002-7764-1928","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100402361","display_name":"Yintang Yang","orcid":"https://orcid.org/0000-0001-9745-5404"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yintang Yang","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0001-9745-5404","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":0.1731,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.42567004,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"43","issue":"8","first_page":"2235","last_page":"2248"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5917420983314514},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5686906576156616},{"id":"https://openalex.org/keywords/decoupling","display_name":"Decoupling (probability)","score":0.5384952425956726},{"id":"https://openalex.org/keywords/electrical-impedance","display_name":"Electrical impedance","score":0.5294484496116638},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.49723508954048157},{"id":"https://openalex.org/keywords/multi-objective-optimization","display_name":"Multi-objective optimization","score":0.4945790469646454},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4807133972644806},{"id":"https://openalex.org/keywords/sorting","display_name":"Sorting","score":0.47811999917030334},{"id":"https://openalex.org/keywords/decoupling-capacitor","display_name":"Decoupling capacitor","score":0.462371826171875},{"id":"https://openalex.org/keywords/performance-metric","display_name":"Performance metric","score":0.4528152048587799},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4500676393508911},{"id":"https://openalex.org/keywords/impedance-matching","display_name":"Impedance matching","score":0.44658544659614563},{"id":"https://openalex.org/keywords/upgrade","display_name":"Upgrade","score":0.43220147490501404},{"id":"https://openalex.org/keywords/output-impedance","display_name":"Output impedance","score":0.4124116003513336},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31444287300109863},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.1975579857826233},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19489070773124695},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1441006064414978}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5917420983314514},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5686906576156616},{"id":"https://openalex.org/C205606062","wikidata":"https://www.wikidata.org/wiki/Q5249645","display_name":"Decoupling (probability)","level":2,"score":0.5384952425956726},{"id":"https://openalex.org/C17829176","wikidata":"https://www.wikidata.org/wiki/Q179043","display_name":"Electrical impedance","level":2,"score":0.5294484496116638},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.49723508954048157},{"id":"https://openalex.org/C68781425","wikidata":"https://www.wikidata.org/wiki/Q2052203","display_name":"Multi-objective optimization","level":2,"score":0.4945790469646454},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4807133972644806},{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.47811999917030334},{"id":"https://openalex.org/C35196352","wikidata":"https://www.wikidata.org/wiki/Q1532649","display_name":"Decoupling capacitor","level":4,"score":0.462371826171875},{"id":"https://openalex.org/C2780898871","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Performance metric","level":2,"score":0.4528152048587799},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4500676393508911},{"id":"https://openalex.org/C612350","wikidata":"https://www.wikidata.org/wiki/Q1761108","display_name":"Impedance matching","level":3,"score":0.44658544659614563},{"id":"https://openalex.org/C2780615140","wikidata":"https://www.wikidata.org/wiki/Q920419","display_name":"Upgrade","level":2,"score":0.43220147490501404},{"id":"https://openalex.org/C58112919","wikidata":"https://www.wikidata.org/wiki/Q631203","display_name":"Output impedance","level":3,"score":0.4124116003513336},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31444287300109863},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.1975579857826233},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19489070773124695},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1441006064414978},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2024.3366024","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3366024","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/13","display_name":"Climate action","score":0.7300000190734863}],"awards":[{"id":"https://openalex.org/G1981401797","display_name":null,"funder_award_id":"U23A20291","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G2320218852","display_name":null,"funder_award_id":"62021004","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G2326742413","display_name":null,"funder_award_id":"2023YFF0616600","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":57,"referenced_works":["https://openalex.org/W637695241","https://openalex.org/W1544074860","https://openalex.org/W1977544858","https://openalex.org/W2013717940","https://openalex.org/W2023845283","https://openalex.org/W2026552993","https://openalex.org/W2063609613","https://openalex.org/W2096844335","https://openalex.org/W2097527655","https://openalex.org/W2110836823","https://openalex.org/W2116494573","https://openalex.org/W2118246375","https://openalex.org/W2123808725","https://openalex.org/W2126105956","https://openalex.org/W2160837841","https://openalex.org/W2294646927","https://openalex.org/W2518247398","https://openalex.org/W2523576059","https://openalex.org/W2545122327","https://openalex.org/W2566480344","https://openalex.org/W2570629438","https://openalex.org/W2767103410","https://openalex.org/W2767693145","https://openalex.org/W2803896320","https://openalex.org/W2895676248","https://openalex.org/W2899682587","https://openalex.org/W2901213684","https://openalex.org/W2901910875","https://openalex.org/W2979746556","https://openalex.org/W2984636074","https://openalex.org/W3001290849","https://openalex.org/W3003453067","https://openalex.org/W3005038879","https://openalex.org/W3033174886","https://openalex.org/W3080132014","https://openalex.org/W3094408456","https://openalex.org/W3111424740","https://openalex.org/W3121642476","https://openalex.org/W3144674150","https://openalex.org/W3158547852","https://openalex.org/W3165965934","https://openalex.org/W3170837764","https://openalex.org/W3176281669","https://openalex.org/W3199896046","https://openalex.org/W4200520905","https://openalex.org/W4200624891","https://openalex.org/W4226400485","https://openalex.org/W4293765590","https://openalex.org/W4294891621","https://openalex.org/W4295916863","https://openalex.org/W4309640157","https://openalex.org/W4312327624","https://openalex.org/W4323065166","https://openalex.org/W4379115915","https://openalex.org/W4394346048","https://openalex.org/W6731678444","https://openalex.org/W6847172095"],"related_works":["https://openalex.org/W2126751867","https://openalex.org/W4237282970","https://openalex.org/W4210809443","https://openalex.org/W3015406624","https://openalex.org/W2052286102","https://openalex.org/W3091913842","https://openalex.org/W2380585702","https://openalex.org/W4312456876","https://openalex.org/W4385302109","https://openalex.org/W2166553206"],"abstract_inverted_index":{"The":[0,131,147,160],"utilization":[1],"of":[2,100,162,179],"modular":[3],"chiplets":[4],"in":[5,28,104,117,154,184],"interposer-based":[6],"2.5-D":[7,29,106,185],"heterogeneous":[8],"systems":[9],"simplifies":[10],"fabrication":[11],"and":[12,43,51,64,88,98,121,139,143,165,177,182],"design,":[13],"however,":[14],"it":[15],"also":[16,169],"introduces":[17],"significant":[18],"noise":[19],"challenges.":[20],"This":[21,171],"paper":[22],"presents":[23],"a":[24,65,122,174],"collaborative":[25,175],"jitter-aware":[26],"optimization":[27,176],"integrated":[30],"circuits":[31],"(ICs),":[32],"incorporating":[33],"power":[34],"supply":[35],"induced":[36],"jitter":[37],"(PSIJ),":[38],"system":[39,80],"impedance,":[40,42,82],"target":[41,166],"decoupling":[44,67],"capacitors,":[45],"based":[46],"on":[47],"the":[48,75,79,96,101,105,118,155],"hybrid":[49],"pre-computation":[50],"pre-storage/duplicate":[52],"removal-non-dominated":[53],"sorting":[54],"differential":[55],"evolution":[56],"(PCPS/DR-NSDE)":[57],"algorithm.":[58],"An":[59],"automatic":[60],"channel":[61],"model":[62],"algorithm":[63,129],"uniform":[66],"capacitor":[68],"placement":[69],"strategy":[70,110],"are":[71,91,158],"proposed":[72,112,132],"to":[73,95,113,127],"improve":[74,128],"design":[76],"efficiency.":[77],"Then,":[78],"transfer":[81],"simultaneous":[83],"switch":[84],"current,":[85],"sensitivity":[86],"function,":[87],"amplification":[89],"factor":[90],"individually":[92],"modeled,":[93],"leading":[94],"assembly":[97],"verification":[99],"final":[102],"PSIJ":[103],"system.":[107],"A":[108],"PCPS":[109],"is":[111,125,134,168],"handle":[114],"high-time-consuming":[115],"modules":[116],"objective":[119],"function":[120],"DR":[123],"operation":[124],"added":[126],"performance.":[130],"PCPS/DR-NSDE":[133],"faster":[135],"than":[136],"traditional":[137],"algorithms":[138],"has":[140],"optimal":[141],"hypervolume":[142],"coverage-metric":[144],"(C-metric)":[145],"indicators.":[146],"procedures":[148],"for":[149],"further":[150],"obtaining":[151],"desired":[152],"solutions":[153],"Pareto":[156],"front":[157],"discussed.":[159],"impact":[161],"practical":[163],"constraints":[164],"impedance":[167,183],"analyzed.":[170],"work":[172],"provides":[173],"analysis":[178],"jitter,":[180],"noise,":[181],"systems.":[186]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}