{"id":"https://openalex.org/W4390970417","doi":"https://doi.org/10.1109/tcad.2024.3354685","title":"Blade-DA: Click-Based Asynchronous Resilient Circuit With Dynamic Delay Adjustment","display_name":"Blade-DA: Click-Based Asynchronous Resilient Circuit With Dynamic Delay Adjustment","publication_year":2024,"publication_date":"2024-01-18","ids":{"openalex":"https://openalex.org/W4390970417","doi":"https://doi.org/10.1109/tcad.2024.3354685"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2024.3354685","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3354685","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048354111","display_name":"Chenghong Zhang","orcid":"https://orcid.org/0009-0000-5656-3142"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chenghong Zhang","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0009-0000-5656-3142","affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073803879","display_name":"Dongliang Xiong","orcid":"https://orcid.org/0000-0002-4882-7504"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dongliang Xiong","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0000-0002-4882-7504","affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100372789","display_name":"Xiaoxu Zhang","orcid":"https://orcid.org/0009-0003-0130-0793"},"institutions":[{"id":"https://openalex.org/I75059550","display_name":"Zhejiang Gongshang University","ror":"https://ror.org/0569mkk41","country_code":"CN","type":"education","lineage":["https://openalex.org/I75059550"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoxu Zhang","raw_affiliation_strings":["School of Information and Electronic Engineering, Zhejiang Gongshang University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0009-0003-0130-0793","affiliations":[{"raw_affiliation_string":"School of Information and Electronic Engineering, Zhejiang Gongshang University, Hangzhou, China","institution_ids":["https://openalex.org/I75059550"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032185713","display_name":"Kai Huang","orcid":"https://orcid.org/0000-0002-5034-7171"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kai Huang","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0000-0002-5034-7171","affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1731,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.42224426,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"43","issue":"6","first_page":"1900","last_page":"1913"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8267247676849365},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7065555453300476},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.7008888125419617},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.46671268343925476},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.4480043053627014},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.4218248724937439},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4004349708557129},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.36746999621391296},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.3430388569831848},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15038377046585083},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.09985619783401489},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08569139242172241},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07536107301712036}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8267247676849365},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7065555453300476},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.7008888125419617},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.46671268343925476},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.4480043053627014},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.4218248724937439},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4004349708557129},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.36746999621391296},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.3430388569831848},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15038377046585083},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.09985619783401489},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08569139242172241},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07536107301712036},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2024.3354685","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2024.3354685","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7300000190734863}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1527084955","https://openalex.org/W1546526482","https://openalex.org/W1577601633","https://openalex.org/W2025340565","https://openalex.org/W2047435387","https://openalex.org/W2071429830","https://openalex.org/W2095351656","https://openalex.org/W2115264823","https://openalex.org/W2137541450","https://openalex.org/W2147504603","https://openalex.org/W2151802820","https://openalex.org/W2156667996","https://openalex.org/W2178247634","https://openalex.org/W2761878354","https://openalex.org/W2767796712","https://openalex.org/W2802288775","https://openalex.org/W2808295878","https://openalex.org/W2891377697","https://openalex.org/W2897636697","https://openalex.org/W2908360749","https://openalex.org/W2933263187","https://openalex.org/W2978614371","https://openalex.org/W2998784970","https://openalex.org/W3082007995","https://openalex.org/W3082782712","https://openalex.org/W3104812533","https://openalex.org/W3139143633","https://openalex.org/W3197906305","https://openalex.org/W4236432903"],"related_works":["https://openalex.org/W2116677773","https://openalex.org/W2155261584","https://openalex.org/W2584231425","https://openalex.org/W2042919702","https://openalex.org/W2150611273","https://openalex.org/W4207086172","https://openalex.org/W4225981436","https://openalex.org/W2156185805","https://openalex.org/W2770353918","https://openalex.org/W2945653898"],"abstract_inverted_index":{"Asynchronous":[0],"resilient":[1,25,37,60],"circuits":[2],"have":[3],"demonstrated":[4],"higher":[5],"efficiency":[6],"and":[7,16,101,149],"robustness":[8],"due":[9],"to":[10,18,22,52,94,115,129,167,183],"their":[11],"flexible":[12],"local":[13],"control":[14],"mechanism":[15],"ability":[17],"eliminate":[19],"metastability,":[20],"compared":[21,182],"the":[23,30,49,64,76,90,117,123,130,137,158,162,184],"synchronous":[24],"circuits.":[26],"This":[27],"paper":[28],"proposes":[29],"Blade-DA":[31,46,65,126,163],"template,":[32,188],"which":[33,73,120],"is":[34,165],"an":[35,108],"asynchronous":[36,139,187],"circuit":[38,54],"that":[39],"incorporates":[40],"a":[41,57,68,134,142,150,168,174,192],"delay":[42,70,118],"adjustment":[43,71],"scheme.":[44],"The":[45],"template":[47,51,66,164],"utilizes":[48],"Click":[50],"simplify":[53],"design":[55],"with":[56,133],"larger":[58],"timing":[59,81,91],"window":[61],"(TRW).":[62],"Additionally,":[63],"integrates":[67],"dynamic":[69],"controller,":[72],"adaptively":[74],"tunes":[75],"TRW":[77,186],"based":[78],"on":[79],"real-time":[80],"error":[82,92],"rates.":[83],"In":[84],"this":[85,87],"way,":[86],"controller":[88,132,140],"reduces":[89],"rate":[93],"improve":[95],"performance":[96,124,176],"under":[97,178],"unfavorable":[98,179],"Process,":[99],"Voltage,":[100],"Temperature":[102],"(PVT)":[103],"corners.":[104],"Moreover,":[105],"we":[106],"propose":[107],"optimization":[109],"method":[110],"of":[111,125],"adding":[112],"extra":[113],"constraints":[114],"change":[116],"distribution,":[119],"further":[121],"improves":[122],"template.":[127],"Compared":[128],"previous":[131],"large":[135],"TRW,":[136],"proposed":[138],"offers":[141],"significant":[143],"81.65%":[144],"improvement":[145,177],"in":[146,153,173],"maximum":[147],"frequency":[148],"61.93%":[151],"reduction":[152],"area":[154,195],"while":[155,189],"operating":[156],"at":[157],"same":[159],"frequency.":[160],"Furthermore,":[161],"applied":[166],"three-stage":[169],"RISC-V":[170],"processor,":[171],"resulting":[172],"7.92%-14.78%":[175],"PVT":[180],"conditions":[181],"fixed":[185],"incurring":[190],"only":[191],"1.63%":[193],"additional":[194],"cost.":[196]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}