{"id":"https://openalex.org/W4390356852","doi":"https://doi.org/10.1109/tcad.2023.3347302","title":"Floorplet: Performance-Aware Floorplan Framework for Chiplet Integration","display_name":"Floorplet: Performance-Aware Floorplan Framework for Chiplet Integration","publication_year":2023,"publication_date":"2023-12-28","ids":{"openalex":"https://openalex.org/W4390356852","doi":"https://doi.org/10.1109/tcad.2023.3347302"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2023.3347302","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2023.3347302","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071519571","display_name":"Shixin Chen","orcid":"https://orcid.org/0000-0002-9401-0482"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":true,"raw_author_name":"Shixin Chen","raw_affiliation_strings":["Department of Computer and Science, The Chinese University of Hong Kong, New Territories, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Science, The Chinese University of Hong Kong, New Territories, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104221471","display_name":"Shanyi Li","orcid":"https://orcid.org/0009-0008-0971-070X"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Shanyi Li","raw_affiliation_strings":["Department of Computer and Science, The Chinese University of Hong Kong, New Territories, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Science, The Chinese University of Hong Kong, New Territories, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102807912","display_name":"Zhen Zhuang","orcid":"https://orcid.org/0000-0002-2972-8770"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Zhen Zhuang","raw_affiliation_strings":["Department of Computer and Science, The Chinese University of Hong Kong, New Territories, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Science, The Chinese University of Hong Kong, New Territories, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112542413","display_name":"Su Zheng","orcid":"https://orcid.org/0000-0003-1159-1611"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Su Zheng","raw_affiliation_strings":["Department of Computer and Science, The Chinese University of Hong Kong, New Territories, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Science, The Chinese University of Hong Kong, New Territories, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060972658","display_name":"Liang Zheng","orcid":"https://orcid.org/0000-0002-4161-9630"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zheng Liang","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of California at Berkeley, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of California at Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062800747","display_name":"Tsung-Yi Ho","orcid":"https://orcid.org/0000-0001-7348-5625"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Tsung-Yi Ho","raw_affiliation_strings":["Department of Computer and Science, The Chinese University of Hong Kong, New Territories, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Science, The Chinese University of Hong Kong, New Territories, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051340429","display_name":"Bei Yu","orcid":"https://orcid.org/0000-0001-6406-4810"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Bei Yu","raw_affiliation_strings":["Department of Computer and Science, The Chinese University of Hong Kong, New Territories, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Science, The Chinese University of Hong Kong, New Territories, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088660554","display_name":"Alberto Sangiovanni\u2010Vincentelli","orcid":"https://orcid.org/0000-0003-1298-8389"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alberto L. Sangiovanni-Vincentelli","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of California at Berkeley, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of California at Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5071519571"],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":3.1281,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.92372283,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":"43","issue":"6","first_page":"1638","last_page":"1649"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9892791509628296},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5991090536117554},{"id":"https://openalex.org/keywords/reusability","display_name":"Reusability","score":0.5618621706962585},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5597803592681885},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5553473830223083},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5376767516136169},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5350720882415771},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4763529300689697},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4257766008377075},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28041353821754456},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1301819086074829},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07661557197570801}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9892791509628296},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5991090536117554},{"id":"https://openalex.org/C137981799","wikidata":"https://www.wikidata.org/wiki/Q1369184","display_name":"Reusability","level":3,"score":0.5618621706962585},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5597803592681885},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5553473830223083},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5376767516136169},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5350720882415771},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4763529300689697},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4257766008377075},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28041353821754456},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1301819086074829},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07661557197570801},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2023.3347302","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2023.3347302","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W1966275349","https://openalex.org/W2025516544","https://openalex.org/W2036853599","https://openalex.org/W2086328585","https://openalex.org/W2099086364","https://openalex.org/W2100740271","https://openalex.org/W2105860728","https://openalex.org/W2111081435","https://openalex.org/W2137955810","https://openalex.org/W2194775991","https://openalex.org/W2289106641","https://openalex.org/W2320552075","https://openalex.org/W2588464298","https://openalex.org/W2592428089","https://openalex.org/W2665032305","https://openalex.org/W2773750423","https://openalex.org/W2967365787","https://openalex.org/W3006667757","https://openalex.org/W3016212306","https://openalex.org/W3027968530","https://openalex.org/W3080132014","https://openalex.org/W3092226368","https://openalex.org/W3188427174","https://openalex.org/W3188492227","https://openalex.org/W3190761184","https://openalex.org/W3192722647","https://openalex.org/W3213528054","https://openalex.org/W4224213002","https://openalex.org/W4236626993","https://openalex.org/W4246336807","https://openalex.org/W4293023438","https://openalex.org/W4293024064","https://openalex.org/W4296209134","https://openalex.org/W4297775537","https://openalex.org/W4312121018","https://openalex.org/W4312121019","https://openalex.org/W4353031955","https://openalex.org/W4385245566","https://openalex.org/W6678589545","https://openalex.org/W6683099827","https://openalex.org/W6733468875","https://openalex.org/W6737664043","https://openalex.org/W6982324250","https://openalex.org/W6987020231"],"related_works":["https://openalex.org/W2055008360","https://openalex.org/W1500063550","https://openalex.org/W215057456","https://openalex.org/W2135118255","https://openalex.org/W2165891825","https://openalex.org/W2106366463","https://openalex.org/W1535718467","https://openalex.org/W4231092740","https://openalex.org/W1974421757","https://openalex.org/W2983230882"],"abstract_inverted_index":{"A":[0],"chiplet":[1,65],"is":[2,85],"an":[3,13],"integrated":[4],"circuit":[5],"(IC)":[6],"that":[7,144],"encompasses":[8],"a":[9,33,49,62,98],"well-defined":[10],"subset":[11],"of":[12,43,86,137],"overall":[14],"systems":[15],"functionality.":[16],"In":[17],"contrast":[18],"to":[19,121],"traditional":[20],"monolithic":[21],"system-on-chips":[22],"(SoCs),":[23],"chipletbased":[24],"architecture":[25,51],"can":[26,75],"reduce":[27],"costs":[28,150],"and":[29,59,83,106,111,127],"increase":[30],"reusability,":[31],"representing":[32],"promising":[34],"avenue":[35],"for":[36,103,109,129],"continuing":[37],"Moore\u2019s":[38],"Law.":[39],"Despite":[40],"the":[41,117,123,130,134],"advantages":[42],"multi-chiplet":[44,138],"architectures,":[45],"floorplan":[46,66,128,135],"design":[47,67],"in":[48,64],"chiplet-based":[50],"has":[52],"received":[53],"limited":[54],"attention.":[55],"Conflicts":[56],"between":[57,125],"cost":[58,110],"performance":[60,104,126],"necessitate":[61],"trade-off":[63],"since":[68],"additional":[69],"latency":[70],"introduced":[71],"by":[72,151],"advanced":[73],"packaging":[74],"decrease":[76],"performance.":[77],"Consequently,":[78],"balancing":[79],"performance,":[80],"cost,":[81],"area,":[82],"reliability":[84,112],"paramount":[87],"importance.":[88],"To":[89],"address":[90],"this":[91],"challenge,":[92],"we":[93],"propose":[94],"Floorplet":[95],"(Floorplan":[96],"chiplet),":[97],"framework":[99,115],"comprising":[100],"simulation":[101],"tools":[102],"reporting":[105],"comprehensive":[107],"models":[108],"optimization.":[113],"Our":[114],"employs":[116],"open-source":[118],"Gem5":[119],"simulator":[120],"establish":[122],"relationship":[124],"first":[131],"time,":[132],"guiding":[133],"optimization":[136],"architecture.":[139],"The":[140],"experimental":[141],"results":[142],"show":[143],"our":[145],"method":[146],"decreases":[147],"inter-chiplet":[148],"communication":[149],"24.81%.":[152]},"counts_by_year":[{"year":2026,"cited_by_count":7},{"year":2025,"cited_by_count":14},{"year":2024,"cited_by_count":3}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}