{"id":"https://openalex.org/W4390187492","doi":"https://doi.org/10.1109/tcad.2023.3346302","title":"FastPass: A Fast Pin Access Analysis Framework for Detailed Routability Enhancement","display_name":"FastPass: A Fast Pin Access Analysis Framework for Detailed Routability Enhancement","publication_year":2023,"publication_date":"2023-12-25","ids":{"openalex":"https://openalex.org/W4390187492","doi":"https://doi.org/10.1109/tcad.2023.3346302"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2023.3346302","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/tcad.2023.3346302","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017118859","display_name":"Fangzhou Wang","orcid":"https://orcid.org/0000-0001-9960-2711"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Fangzhou Wang","raw_affiliation_strings":["Department of Computer Science and Engineering, The Chinese University of Hong Kong, Central Ave, Hong Kong"],"raw_orcid":"https://orcid.org/0000-0001-9960-2711","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, Central Ave, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091445235","display_name":"Jinwei Liu","orcid":"https://orcid.org/0000-0001-8161-5004"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Jinwei Liu","raw_affiliation_strings":["Department of Computer Science and Engineering, The Chinese University of Hong Kong, Central Ave, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, Central Ave, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066378975","display_name":"Wing Ho Lau","orcid":"https://orcid.org/0009-0005-2380-7047"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Wing Ho Lau","raw_affiliation_strings":["Department of Computer Science and Engineering, The Chinese University of Hong Kong, Central Ave, Hong Kong"],"raw_orcid":"https://orcid.org/0009-0005-2380-7047","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, Central Ave, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101715115","display_name":"Haocheng Li","orcid":"https://orcid.org/0000-0002-3254-3259"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Haocheng Li","raw_affiliation_strings":["EDA Group, Synopsys Inc., Mountain View, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EDA Group, Synopsys Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070795253","display_name":"Evangeline F. Y. Young","orcid":"https://orcid.org/0000-0003-0623-1590"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Evangeline F. Y. Young","raw_affiliation_strings":["Department of Computer Science and Engineering, The Chinese University of Hong Kong, Central Ave, Hong Kong"],"raw_orcid":"https://orcid.org/0000-0003-0623-1590","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, Central Ave, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19307891,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"43","issue":"5","first_page":"1566","last_page":"1579"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7493337392807007},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.7357738614082336},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7252588272094727},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.692595899105072},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.574978232383728},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5030483603477478},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4890819191932678},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4816126227378845},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4170563220977783},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.36386850476264954},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34525227546691895},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3352962136268616},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26538321375846863},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1748637557029724},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.1395534873008728},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09311074018478394}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7493337392807007},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.7357738614082336},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7252588272094727},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.692595899105072},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.574978232383728},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5030483603477478},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4890819191932678},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4816126227378845},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4170563220977783},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.36386850476264954},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34525227546691895},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3352962136268616},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26538321375846863},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1748637557029724},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.1395534873008728},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09311074018478394},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2023.3346302","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/tcad.2023.3346302","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5920265131","display_name":null,"funder_award_id":"CUHK 14209320","funder_id":"https://openalex.org/F4320321592","funder_display_name":"Research Grants Council, University Grants Committee"}],"funders":[{"id":"https://openalex.org/F4320321592","display_name":"Research Grants Council, University Grants Committee","ror":"https://ror.org/00djwmt25"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W94133491","https://openalex.org/W1518705996","https://openalex.org/W2140800546","https://openalex.org/W2346205343","https://openalex.org/W2406038381","https://openalex.org/W2604305190","https://openalex.org/W2793662773","https://openalex.org/W2899736003","https://openalex.org/W2904292228","https://openalex.org/W2958546559","https://openalex.org/W2997948262","https://openalex.org/W3092390201","https://openalex.org/W3092633010","https://openalex.org/W3094293902","https://openalex.org/W3160984420","https://openalex.org/W3163595402","https://openalex.org/W4242599275","https://openalex.org/W4353031817","https://openalex.org/W4353031999","https://openalex.org/W6684042051"],"related_works":["https://openalex.org/W2181385951","https://openalex.org/W1727049600","https://openalex.org/W2183812348","https://openalex.org/W4253195573","https://openalex.org/W1481897060","https://openalex.org/W2020934033","https://openalex.org/W4245336546","https://openalex.org/W2133012978","https://openalex.org/W2908947570","https://openalex.org/W2126983197"],"abstract_inverted_index":{"Pin":[0],"access":[1,63,70,136],"analysis":[2],"is":[3,39,161],"a":[4,40,106],"critical":[5],"step":[6],"in":[7,16],"detailed":[8,108,165],"routing,":[9],"one":[10],"of":[11,48,145,157],"the":[12,17,81,117,149,155],"most":[13],"complicated":[14],"stages":[15],"very-large-scale":[18],"integration":[19,156],"(VLSI)":[20],"physical":[21,26],"design":[22,27,31,75,131],"flow.":[23],"In":[24],"numerous":[25],"scenarios,":[28],"where":[29],"intricate":[30],"rules":[32],"and":[33,45,60,85,173],"pin":[34,49,62,69,97,135],"shapes":[35],"are":[36],"involved,":[37],"there":[38],"growing":[41],"need":[42],"for":[43,58,96,138],"efficient":[44],"precise":[46],"evaluation":[47],"accessibility.":[50],"Therefore,":[51],"we":[52],"introduce":[53],"FastPass,":[54,158],"an":[55,93,143],"improved":[56],"framework":[57],"fast":[59],"accurate":[61],"analysis.":[64],"FastPass":[65,79,102,128],"begins":[66],"by":[67],"generating":[68],"routes":[71,84],"that":[72,127],"adhere":[73],"to":[74,91,110,163],"rules.":[76],"After":[77],"that,":[78],"preprocesses":[80],"conflicts":[82],"between":[83],"then":[86],"employs":[87],"incremental":[88],"SAT":[89],"solving":[90],"determine":[92],"optimized":[94],"scheme":[95],"access.":[98],"We":[99],"further":[100],"integrate":[101],"into":[103],"Dr.":[104,159],"CU,":[105],"state-of-the-art":[107],"router":[109],"validate":[111],"its":[112],"effectiveness.":[113],"Experimental":[114],"results":[115,167],"on":[116],"ISPD":[118],"2018":[119],"Initial":[120],"Detailed":[121],"Routing":[122],"Contest":[123],"Benchmark":[124],"suite":[125],"show":[126],"can":[129],"generate":[130],"rule":[132],"checking":[133],"(DRC)-clean":[134],"schemes":[137],"all":[139],"cases":[140],"while":[141],"being":[142],"order":[144],"magnitude":[146],"faster":[147],"than":[148],"known":[150],"best-":[151],"acrlong":[152],"PAAF.":[153],"With":[154],"CU":[160],"able":[162],"produce":[164],"routing":[166],"with":[168],"much":[169],"less":[170],"short":[171],"area":[172],"fewer":[174],"DRC":[175],"violations.":[176]},"counts_by_year":[],"updated_date":"2025-12-25T23:11:45.687758","created_date":"2025-10-10T00:00:00"}