{"id":"https://openalex.org/W4390097311","doi":"https://doi.org/10.1109/tcad.2023.3346284","title":"<i>Hier-RTLMP</i>: A Hierarchical Automatic Macro Placer for Large-Scale Complex IP Blocks","display_name":"<i>Hier-RTLMP</i>: A Hierarchical Automatic Macro Placer for Large-Scale Complex IP Blocks","publication_year":2023,"publication_date":"2023-12-22","ids":{"openalex":"https://openalex.org/W4390097311","doi":"https://doi.org/10.1109/tcad.2023.3346284"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2023.3346284","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2023.3346284","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073558386","display_name":"Andrew B. Kahng","orcid":"https://orcid.org/0000-0002-4490-5018"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Andrew B. Kahng","raw_affiliation_strings":["Department of Computer Science and Engineering and the Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering and the Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111528015","display_name":"Ravi Varadarajan","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ravi Varadarajan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078035974","display_name":"Zhiang Wang","orcid":"https://orcid.org/0000-0002-6669-9702"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhiang Wang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5073558386"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":3.3826,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.93356804,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"43","issue":"5","first_page":"1552","last_page":"1565"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9012974500656128},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.8440632820129395},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7467259764671326},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5628981590270996},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.5480353236198425},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4855194091796875},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4340601861476898},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.4193258583545685},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4084712266921997},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3836519122123718},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3556807041168213},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.12482711672782898},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10064470767974854}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9012974500656128},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.8440632820129395},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7467259764671326},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5628981590270996},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.5480353236198425},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4855194091796875},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4340601861476898},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.4193258583545685},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4084712266921997},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3836519122123718},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3556807041168213},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.12482711672782898},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10064470767974854},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2023.3346284","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2023.3346284","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6523138870","display_name":null,"funder_award_id":"RTML FA8650-20-2-7009","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"},{"id":"https://openalex.org/G7064852526","display_name":null,"funder_award_id":"IDEA HR0011-18-2-0032","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"}],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":52,"referenced_works":["https://openalex.org/W1644473063","https://openalex.org/W1969091636","https://openalex.org/W1992200860","https://openalex.org/W1993038918","https://openalex.org/W1993509482","https://openalex.org/W1996965221","https://openalex.org/W2002330922","https://openalex.org/W2024060531","https://openalex.org/W2031974129","https://openalex.org/W2055907840","https://openalex.org/W2064910292","https://openalex.org/W2095550547","https://openalex.org/W2097682727","https://openalex.org/W2100740271","https://openalex.org/W2104073053","https://openalex.org/W2109826730","https://openalex.org/W2114772983","https://openalex.org/W2118163232","https://openalex.org/W2126551091","https://openalex.org/W2129115040","https://openalex.org/W2131979475","https://openalex.org/W2132693178","https://openalex.org/W2141746747","https://openalex.org/W2154462472","https://openalex.org/W2155230244","https://openalex.org/W2293911681","https://openalex.org/W2895267889","https://openalex.org/W2909290526","https://openalex.org/W2945284777","https://openalex.org/W2945702761","https://openalex.org/W2997784719","https://openalex.org/W3018195242","https://openalex.org/W3019806800","https://openalex.org/W3113752050","https://openalex.org/W3115480774","https://openalex.org/W3131660762","https://openalex.org/W3171752851","https://openalex.org/W4200413004","https://openalex.org/W4205135025","https://openalex.org/W4223974038","https://openalex.org/W4233624563","https://openalex.org/W4240309467","https://openalex.org/W4245174233","https://openalex.org/W4247344326","https://openalex.org/W4254131514","https://openalex.org/W4256263672","https://openalex.org/W4280492458","https://openalex.org/W4285292434","https://openalex.org/W4353031976","https://openalex.org/W6616859017","https://openalex.org/W6636418497","https://openalex.org/W6776921880"],"related_works":["https://openalex.org/W4245336546","https://openalex.org/W2038511870","https://openalex.org/W2037756218","https://openalex.org/W2123076670","https://openalex.org/W1941005775","https://openalex.org/W3129822007","https://openalex.org/W2781601456","https://openalex.org/W2059633553","https://openalex.org/W2350308400","https://openalex.org/W2030503305"],"abstract_inverted_index":{"In":[0,157],"a":[1,12,36,79,162,184,241],"typical":[2],"RTL":[3,68,81],"to":[4,50,122,142,201,240],"GDSII":[5],"flow,":[6],"floorplanning":[7,200],"or":[8,32],"macro":[9,39,104,140,187,205,228],"placement":[10,206,229],"is":[11,44,128,146],"critical":[13,112],"step":[14],"in":[15,23,64,78,175,183,196],"achieving":[16],"decent":[17],"quality":[18],"of":[19,60,76,94,119,125,135,138,155,217],"results":[20],"(QoR).":[21],"Moreover,":[22],"today\u2019s":[24],"physical":[25,53,108,165],"synthesis":[26,109],"flows":[27],"(e.g.,":[28],"Synopsys":[29],"Fusion":[30],"Compiler":[31],"Cadence":[33],"Genus":[34],"iSpatial),":[35],"floorplan.def":[37],"with":[38,56,66,100,209],"and":[40,63,103,113,172,179,235],"IO":[41,101],"pin":[42,102],"placements":[43,105],"typically":[45],"needed":[46],"as":[47],"an":[48,96,203],"input":[49],"the":[51,57,74,87,92,123,126,133,136,139,143,151,170,176,225],"front-end":[52,107],"synthesis.":[54],"Recently,":[55],"increasing":[58],"complexity":[59],"IP":[61,211],"blocks,":[62],"particular":[65],"auto-generated":[67],"for":[69,106,207],"machine":[70],"learning":[71],"(ML)":[72],"accelerators,":[73],"number":[75],"macros":[77,121],"single":[80],"block":[82],"can":[83],"easily":[84],"run":[85],"into":[86],"several":[88],"hundreds.":[89],"This":[90],"makes":[91],"task":[93],"generating":[95],"automatic":[97,204],"floorplan":[98,144],"(.def)":[99],"even":[110],"more":[111],"challenging.":[114],"The":[115],"so-called":[116],"peripheral":[117],"approach":[118,167,230],"forcing":[120],"periphery":[124],"layout":[127],"no":[129],"longer":[130],"viable":[131],"when":[132],"ratio":[134],"sum":[137],"perimeters":[141],"perimeter":[145],"large,":[147],"since":[148],"this":[149,158],"increases":[150],"required":[152],"stacking":[153],"depth":[154],"macros.":[156,218],"article,":[159],"we":[160],"develop":[161],"novel":[163],"multilevel":[164],"planning":[166],"that":[168],"exploits":[169],"hierarchy":[171],"dataflow":[173],"inherent":[174],"design":[177],"RTL,":[178],"describe":[180],"its":[181],"realization":[182],"new":[185],"hierarchical":[186],"placer,":[188],"Hier-RTLMP.":[189],"Hier-RTLMP":[190],"borrows":[191],"from":[192],"traditional":[193],"approaches":[194],"used":[195],"manual":[197],"system-on-chip":[198],"(SoC)":[199],"create":[202],"use":[208],"large":[210,215],"blocks":[212],"containing":[213],"very":[214],"numbers":[216],"Empirical":[219],"studies":[220],"demonstrate":[221],"substantial":[222],"improvements":[223,238],"over":[224],"previous":[226],"RTL-MP":[227],"(Kahng":[231],"et":[232],"al.,":[233],"2022),":[234],"promising":[236],"post-route":[237],"relative":[239],"leading":[242],"commercial":[243],"place-and-route":[244],"tool.":[245]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":2}],"updated_date":"2026-03-13T16:22:10.518609","created_date":"2025-10-10T00:00:00"}