{"id":"https://openalex.org/W4389961125","doi":"https://doi.org/10.1109/tcad.2023.3344523","title":"PATH: Evaluation of Boolean Logic Using Path-Based In-Memory Computing Systems","display_name":"PATH: Evaluation of Boolean Logic Using Path-Based In-Memory Computing Systems","publication_year":2023,"publication_date":"2023-12-19","ids":{"openalex":"https://openalex.org/W4389961125","doi":"https://doi.org/10.1109/tcad.2023.3344523"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2023.3344523","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2023.3344523","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016081779","display_name":"Sven Thijssen","orcid":"https://orcid.org/0000-0001-8522-4617"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sven Thijssen","raw_affiliation_strings":["Department of Computer Science, University of Central Florida, Orlando, FL, USA"],"raw_orcid":"https://orcid.org/0000-0001-8522-4617","affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Central Florida, Orlando, FL, USA","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013959644","display_name":"Muhammad Rashedul Haq Rashed","orcid":"https://orcid.org/0000-0003-0450-695X"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Muhammad Rashedul Haq Rashed","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL, USA"],"raw_orcid":"https://orcid.org/0000-0003-0450-695X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL, USA","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075978538","display_name":"Sumit Kumar Jha","orcid":"https://orcid.org/0000-0003-0354-2940"},"institutions":[{"id":"https://openalex.org/I19700959","display_name":"Florida International University","ror":"https://ror.org/02gz6gg07","country_code":"US","type":"education","lineage":["https://openalex.org/I19700959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sumit Kumar Jha","raw_affiliation_strings":["Department of Computer Science, Florida International University, Miami, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Florida International University, Miami, FL, USA","institution_ids":["https://openalex.org/I19700959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014892277","display_name":"Rickard Ewetz","orcid":"https://orcid.org/0000-0002-4183-6926"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rickard Ewetz","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL, USA"],"raw_orcid":"https://orcid.org/0000-0002-4183-6926","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL, USA","institution_ids":["https://openalex.org/I106165777"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4646,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.63535,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":"43","issue":"5","first_page":"1387","last_page":"1400"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8076266646385193},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.5225241184234619},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5096225738525391},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4819490611553192},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.47436127066612244},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.4670179486274719},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.46553176641464233},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.4344324767589569},{"id":"https://openalex.org/keywords/binary-decision-diagram","display_name":"Binary decision diagram","score":0.41414064168930054},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.41001877188682556},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4005311131477356},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3957855701446533},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.265627384185791},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22550824284553528},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2210518717765808},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.17829978466033936}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8076266646385193},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.5225241184234619},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5096225738525391},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4819490611553192},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.47436127066612244},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.4670179486274719},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.46553176641464233},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.4344324767589569},{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.41414064168930054},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.41001877188682556},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4005311131477356},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3957855701446533},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.265627384185791},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22550824284553528},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2210518717765808},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.17829978466033936},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2023.3344523","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2023.3344523","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6399999856948853}],"awards":[{"id":"https://openalex.org/G5126296624","display_name":"Collaborative Research: FMitF: Track I: Synthesis and Verification of In-Memory Computing Systems using Formal Methods","funder_award_id":"2404036","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G5229134912","display_name":"Collaborative Research: FMitF: Track I: Synthesis and Verification of In-Memory Computing Systems using Formal Methods","funder_award_id":"2319399","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G5852182105","display_name":"SPX: Collaborative Research: Automated Synthesis of Extreme-Scale Computing Systems Using Non-Volatile Memory","funder_award_id":"2408925","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":59,"referenced_works":["https://openalex.org/W345625829","https://openalex.org/W1554230273","https://openalex.org/W1944291514","https://openalex.org/W1978644024","https://openalex.org/W2013028205","https://openalex.org/W2025674646","https://openalex.org/W2030224590","https://openalex.org/W2033811947","https://openalex.org/W2062978452","https://openalex.org/W2066280488","https://openalex.org/W2074865640","https://openalex.org/W2078260102","https://openalex.org/W2081729575","https://openalex.org/W2130753923","https://openalex.org/W2133491672","https://openalex.org/W2135453964","https://openalex.org/W2172307690","https://openalex.org/W2188761345","https://openalex.org/W2242458479","https://openalex.org/W2518281301","https://openalex.org/W2546945562","https://openalex.org/W2565516711","https://openalex.org/W2595507424","https://openalex.org/W2612905056","https://openalex.org/W2612936968","https://openalex.org/W2750945255","https://openalex.org/W2782791387","https://openalex.org/W2793101555","https://openalex.org/W2798307830","https://openalex.org/W2805362231","https://openalex.org/W2909619795","https://openalex.org/W2966470162","https://openalex.org/W2979577066","https://openalex.org/W2982169647","https://openalex.org/W2998936172","https://openalex.org/W3006387471","https://openalex.org/W3035560939","https://openalex.org/W3083443371","https://openalex.org/W3092137903","https://openalex.org/W3110943517","https://openalex.org/W3111721177","https://openalex.org/W3120309120","https://openalex.org/W3141776272","https://openalex.org/W3161056092","https://openalex.org/W3184976412","https://openalex.org/W3186765561","https://openalex.org/W3195577433","https://openalex.org/W3201625033","https://openalex.org/W4200568566","https://openalex.org/W4213098949","https://openalex.org/W4253978541","https://openalex.org/W4255812374","https://openalex.org/W4310471722","https://openalex.org/W4313254474","https://openalex.org/W4382936893","https://openalex.org/W6687026183","https://openalex.org/W6695798185","https://openalex.org/W6704402733","https://openalex.org/W6800751262"],"related_works":["https://openalex.org/W2372262240","https://openalex.org/W4247028637","https://openalex.org/W2398314147","https://openalex.org/W2361406953","https://openalex.org/W2390183607","https://openalex.org/W2015981344","https://openalex.org/W1680348108","https://openalex.org/W3005181117","https://openalex.org/W1936629927","https://openalex.org/W2103470932"],"abstract_inverted_index":{"In-memory":[0],"computing":[1,60,64,150,154,206,209],"using":[2,24,48,75,181],"non-volatile":[3,45],"memory":[4],"is":[5,33,73,94,166],"a":[6,57,76,82,148,158,167],"promising":[7],"pathway":[8],"to":[9,20,123,136,142],"accelerate":[10],"data-intensive":[11],"applications.":[12],"While":[13],"substantial":[14],"research":[15],"efforts":[16],"have":[17],"been":[18],"dedicated":[19],"executing":[21],"Boolean":[22,67,121,145],"logic":[23],"digital":[25,204],"in-memory":[26,59,205],"computing,":[27],"the":[28,41,44,71,92,96,144,178,185,193],"limitation":[29],"of":[30,43,91,157,160,169,192],"state-of-the-art":[31,203],"paradigms":[32],"that":[34,95,119],"they":[35],"heavily":[36],"rely":[37],"on":[38,218],"repeatedly":[39],"switching":[40],"state":[42],"resistive":[46],"devices":[47],"expensive":[49,78],"WRITE":[50],"operations.":[51,103],"In":[52],"this":[53],"paper,":[54],"we":[55,105,140],"propose":[56,141],"new":[58],"paradigm":[61,72,93,180],"called":[62],"path-based":[63,149,153,208],"for":[65],"evaluating":[66],"logic.":[68],"Computation":[69],"within":[70],"performed":[74],"one-time":[77],"compilation":[79],"phase":[80,98],"and":[81,84,114,197,212,216],"fast":[83],"efficient":[85],"evaluation":[86],"phase.":[87],"The":[88],"key":[89],"property":[90],"execution":[97],"only":[99],"involves":[100],"cheap":[101],"READ":[102],"First,":[104],"define":[106],"an":[107],"analogy":[108],"between":[109],"binary":[110],"decision":[111],"diagrams":[112],"(BDDs)":[113],"one-transistor":[115],"one-memristor":[116],"(1T1M)":[117],"crossbars":[118],"allows":[120],"functions":[122],"be":[124,137],"mapped":[125],"into":[126,147],"crossbar":[127,131],"designs.":[128],"When":[129],"such":[130],"design":[132],"becomes":[133],"too":[134],"large":[135],"physically":[138],"realizable,":[139],"synthesize":[143],"function":[146],"system.":[151],"A":[152,163],"system":[155],"consists":[156],"topology":[159],"staircase":[161,164],"structures.":[162],"structure":[165],"cascade":[168],"hardwired":[170],"crossbars,":[171],"which":[172],"minimizes":[173],"inter-crossbar":[174],"communication.":[175],"We":[176],"evaluate":[177],"proposed":[179],"ten":[182],"circuits":[183,191],"from":[184],"Revlib":[186],"benchmark":[187,195],"suite,":[188,196],"eight":[189,198],"control":[190],"EPFL":[194],"ISCAS85":[199],"benchmarks.":[200],"Compared":[201],"with":[202,214],"paradigms,":[207],"improves":[210],"energy":[211],"latency":[213],"1006\u00d7":[215],"10\u00d7":[217],"average,":[219],"respectively.":[220]},"counts_by_year":[{"year":2025,"cited_by_count":4}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}