{"id":"https://openalex.org/W4389371524","doi":"https://doi.org/10.1109/tcad.2023.3337708","title":"A New Fail Address Memory Architecture for Cost-Effective ATE","display_name":"A New Fail Address Memory Architecture for Cost-Effective ATE","publication_year":2023,"publication_date":"2023-12-06","ids":{"openalex":"https://openalex.org/W4389371524","doi":"https://doi.org/10.1109/tcad.2023.3337708"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2023.3337708","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2023.3337708","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100782289","display_name":"Hayoung Lee","orcid":"https://orcid.org/0000-0002-6868-0829"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hayoung Lee","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-6868-0829","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045379772","display_name":"Sooryeong Lee","orcid":"https://orcid.org/0009-0002-1669-3692"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sooryeong Lee","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068528309","display_name":"Sungho Kang","orcid":"https://orcid.org/0000-0002-7093-2095"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungho Kang","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-7093-2095","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I193775966"],"apc_list":null,"apc_paid":null,"fwci":0.7952,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.70326649,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"43","issue":"4","first_page":"1260","last_page":"1273"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7338703870773315},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.709509015083313},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6829451322555542},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.6313177347183228},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.6120696663856506},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5999855995178223},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5841460824012756},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5604826807975769},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.553696870803833},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.5271042585372925},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.5141265988349915},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.5112626552581787},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.5074426531791687},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4863632321357727},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4738267660140991},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4721900224685669},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.46375802159309387},{"id":"https://openalex.org/keywords/memory-protection","display_name":"Memory protection","score":0.4344608187675476},{"id":"https://openalex.org/keywords/memory-test","display_name":"Memory test","score":0.4291064739227295},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28082358837127686},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2660149037837982}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7338703870773315},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.709509015083313},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6829451322555542},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.6313177347183228},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.6120696663856506},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5999855995178223},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5841460824012756},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5604826807975769},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.553696870803833},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.5271042585372925},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.5141265988349915},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.5112626552581787},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.5074426531791687},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4863632321357727},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4738267660140991},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4721900224685669},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.46375802159309387},{"id":"https://openalex.org/C18131444","wikidata":"https://www.wikidata.org/wiki/Q163585","display_name":"Memory protection","level":5,"score":0.4344608187675476},{"id":"https://openalex.org/C3017990537","wikidata":"https://www.wikidata.org/wiki/Q6815759","display_name":"Memory test","level":3,"score":0.4291064739227295},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28082358837127686},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2660149037837982},{"id":"https://openalex.org/C169900460","wikidata":"https://www.wikidata.org/wiki/Q2200417","display_name":"Cognition","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C169760540","wikidata":"https://www.wikidata.org/wiki/Q207011","display_name":"Neuroscience","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2023.3337708","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2023.3337708","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7424216312","display_name":null,"funder_award_id":"20019363","funder_id":"https://openalex.org/F4320321681","funder_display_name":"Ministry of Trade, Industry and Energy"}],"funders":[{"id":"https://openalex.org/F4320321681","display_name":"Ministry of Trade, Industry and Energy","ror":"https://ror.org/008nkqk13"},{"id":"https://openalex.org/F4320330746","display_name":"Korea Semiconductor Research Consortium","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":48,"referenced_works":["https://openalex.org/W61204997","https://openalex.org/W155286498","https://openalex.org/W1509465067","https://openalex.org/W1567270582","https://openalex.org/W1606641176","https://openalex.org/W1922475305","https://openalex.org/W1922918362","https://openalex.org/W1977544747","https://openalex.org/W1984875683","https://openalex.org/W2014161226","https://openalex.org/W2021792911","https://openalex.org/W2083129574","https://openalex.org/W2096607693","https://openalex.org/W2097100364","https://openalex.org/W2097454558","https://openalex.org/W2098987953","https://openalex.org/W2100287799","https://openalex.org/W2102249580","https://openalex.org/W2104613728","https://openalex.org/W2106935654","https://openalex.org/W2110902223","https://openalex.org/W2125243795","https://openalex.org/W2132584944","https://openalex.org/W2133152346","https://openalex.org/W2136759973","https://openalex.org/W2142250386","https://openalex.org/W2145508363","https://openalex.org/W2146167737","https://openalex.org/W2152425525","https://openalex.org/W2155525772","https://openalex.org/W2155640457","https://openalex.org/W2478679151","https://openalex.org/W2562062433","https://openalex.org/W2581118642","https://openalex.org/W2760338732","https://openalex.org/W2762908080","https://openalex.org/W2787261687","https://openalex.org/W2999817033","https://openalex.org/W3013921887","https://openalex.org/W3123810022","https://openalex.org/W3193822651","https://openalex.org/W3203143386","https://openalex.org/W4210691908","https://openalex.org/W4235914240","https://openalex.org/W4249672558","https://openalex.org/W6636518210","https://openalex.org/W6640794256","https://openalex.org/W6676715955"],"related_works":["https://openalex.org/W2138847","https://openalex.org/W4243333834","https://openalex.org/W2501039532","https://openalex.org/W211271969","https://openalex.org/W1131992675","https://openalex.org/W2033239416","https://openalex.org/W2043352873","https://openalex.org/W4285345538","https://openalex.org/W982760573","https://openalex.org/W3213903995"],"abstract_inverted_index":{"Memory":[0],"test":[1,20,30],"and":[2,31,113],"repair":[3,178],"has":[4,25,76],"been":[5,26],"generally":[6],"applied":[7],"to":[8,14,50,131,175],"improve":[9],"memory":[10,29,67,74,83,94,108,115,128,134,143,161,168,177],"yield.":[11],"However,":[12],"due":[13],"the":[15,40,45,51,73,82,88,105,138,148,160,167,170,184],"high":[16],"cost":[17],"of":[18,44,62,125,140],"automatic":[19],"equipment":[21],"(ATE)":[22],"equipment,":[23],"which":[24,48,155],"employed":[27],"for":[28,96],"repair,":[32,162],"there":[33],"is":[34,56,70,99,111,118,129,144,180],"a":[35,90,122],"significant":[36],"focus":[37],"on":[38],"reducing":[39],"ATE":[41,54,98],"expense.":[42],"One":[43],"major":[46],"problems,":[47],"contribute":[49],"increase":[52],"in":[53,79,101,147,183],"cost,":[55],"fail":[57,63,92,126,141],"address":[58,64,87,93,127,142],"memory.":[59],"The":[60,187],"size":[61,139],"memory,":[65],"where":[66],"fault":[68,109,116,135],"information":[69,110,117],"stored":[71],"during":[72,159,166],"test,":[75,169],"continuously":[77],"grown":[78],"line":[80],"with":[81],"capacity":[84],"increase.":[85],"To":[86],"problem,":[89],"new":[91,123],"architecture":[95],"cost-effective":[97],"proposed":[100,106,149,185],"this":[102],"article.":[103],"In":[104,120],"architecture,":[107],"compressed":[112],"unrequired":[114],"eliminated.":[119],"addition,":[121],"structure":[124],"used":[130,158],"efficiently":[132],"store":[133],"information.":[136],"Accordingly,":[137],"highly":[145],"reduced":[146,182],"architecture.":[150,186],"Furthermore,":[151],"since":[152],"some":[153],"information,":[154],"can":[156,163],"be":[157,164],"collected":[165],"redundancy":[171],"analysis":[172],"time":[173],"required":[174],"find":[176],"solutions":[179],"also":[181],"advantages":[188],"were":[189],"verified":[190],"experimentally.":[191]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}