{"id":"https://openalex.org/W4388579578","doi":"https://doi.org/10.1109/tcad.2023.3331968","title":"Toward Critical Flip-Flop Identification for Soft-Error Tolerance With Graph Neural Networks","display_name":"Toward Critical Flip-Flop Identification for Soft-Error Tolerance With Graph Neural Networks","publication_year":2023,"publication_date":"2023-11-10","ids":{"openalex":"https://openalex.org/W4388579578","doi":"https://doi.org/10.1109/tcad.2023.3331968"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2023.3331968","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2023.3331968","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061780029","display_name":"Li Lu","orcid":"https://orcid.org/0000-0002-6720-9066"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Li Lu","raw_affiliation_strings":["System Architectures, IHP-Leibniz-Institut F&#x00FC;r Innovative Mikroelektronik, Frankfurt (Oder), Germany"],"raw_orcid":"https://orcid.org/0000-0002-6720-9066","affiliations":[{"raw_affiliation_string":"System Architectures, IHP-Leibniz-Institut F&#x00FC;r Innovative Mikroelektronik, Frankfurt (Oder), Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101711633","display_name":"Junchao Chen","orcid":"https://orcid.org/0000-0002-4413-0937"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Junchao Chen","raw_affiliation_strings":["System Architectures, IHP-Leibniz-Institut F&#x00FC;r Innovative Mikroelektronik, Frankfurt (Oder), Germany"],"raw_orcid":"https://orcid.org/0000-0002-4413-0937","affiliations":[{"raw_affiliation_string":"System Architectures, IHP-Leibniz-Institut F&#x00FC;r Innovative Mikroelektronik, Frankfurt (Oder), Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063940342","display_name":"Markus Ulbricht","orcid":"https://orcid.org/0000-0001-9230-640X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Markus Ulbricht","raw_affiliation_strings":["System Architectures, IHP-Leibniz-Institut F&#x00FC;r Innovative Mikroelektronik, Frankfurt (Oder), Germany"],"raw_orcid":"https://orcid.org/0000-0001-9230-640X","affiliations":[{"raw_affiliation_string":"System Architectures, IHP-Leibniz-Institut F&#x00FC;r Innovative Mikroelektronik, Frankfurt (Oder), Germany","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004959402","display_name":"Milo\u0161 Krsti\u0107","orcid":"https://orcid.org/0000-0003-0267-0203"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Milos Krstic","raw_affiliation_strings":["System Architectures, IHP-Leibniz-Institut F&#x00FC;r Innovative Mikroelektronik, Frankfurt (Oder), Germany"],"raw_orcid":"https://orcid.org/0000-0003-0267-0203","affiliations":[{"raw_affiliation_string":"System Architectures, IHP-Leibniz-Institut F&#x00FC;r Innovative Mikroelektronik, Frankfurt (Oder), Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5061780029"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8756,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.74068263,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"43","issue":"4","first_page":"1135","last_page":"1148"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7102861404418945},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6094578504562378},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.5834196209907532},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4722931683063507},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4393404424190521},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.42097893357276917},{"id":"https://openalex.org/keywords/hardening","display_name":"Hardening (computing)","score":0.41685807704925537},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3094407320022583},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.21771734952926636},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1446031630039215},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.11500757932662964}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7102861404418945},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6094578504562378},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.5834196209907532},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4722931683063507},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4393404424190521},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42097893357276917},{"id":"https://openalex.org/C44255700","wikidata":"https://www.wikidata.org/wiki/Q978423","display_name":"Hardening (computing)","level":3,"score":0.41685807704925537},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3094407320022583},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.21771734952926636},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1446031630039215},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.11500757932662964},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2023.3331968","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2023.3331968","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1034260611","display_name":null,"funder_award_id":"16ME0134","funder_id":"https://openalex.org/F4320321114","funder_display_name":"Bundesministerium f\u00fcr Bildung und Forschung"},{"id":"https://openalex.org/G6547276347","display_name":null,"funder_award_id":"16KIS1339K","funder_id":"https://openalex.org/F4320321114","funder_display_name":"Bundesministerium f\u00fcr Bildung und Forschung"}],"funders":[{"id":"https://openalex.org/F4320321114","display_name":"Bundesministerium f\u00fcr Bildung und Forschung","ror":"https://ror.org/04pz7b180"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":48,"referenced_works":["https://openalex.org/W1975338463","https://openalex.org/W1999799697","https://openalex.org/W2034400748","https://openalex.org/W2049244319","https://openalex.org/W2072867273","https://openalex.org/W2098513789","https://openalex.org/W2101491865","https://openalex.org/W2116341502","https://openalex.org/W2120185818","https://openalex.org/W2121043529","https://openalex.org/W2134827617","https://openalex.org/W2160451204","https://openalex.org/W2161549238","https://openalex.org/W2770020066","https://openalex.org/W2898122376","https://openalex.org/W2907492528","https://openalex.org/W2913135501","https://openalex.org/W2938993579","https://openalex.org/W2945827377","https://openalex.org/W2950697450","https://openalex.org/W2963255460","https://openalex.org/W2964015378","https://openalex.org/W2968345245","https://openalex.org/W2969352854","https://openalex.org/W2979282337","https://openalex.org/W2990393443","https://openalex.org/W3041678444","https://openalex.org/W3048039335","https://openalex.org/W3048221011","https://openalex.org/W3080555959","https://openalex.org/W3092027164","https://openalex.org/W3092618035","https://openalex.org/W3097976705","https://openalex.org/W3099613315","https://openalex.org/W3101553402","https://openalex.org/W3103154468","https://openalex.org/W3121945093","https://openalex.org/W3149134903","https://openalex.org/W3210573375","https://openalex.org/W3215929450","https://openalex.org/W4312878747","https://openalex.org/W6677752811","https://openalex.org/W6726873649","https://openalex.org/W6738964360","https://openalex.org/W6781932242","https://openalex.org/W6787155825","https://openalex.org/W6788746975","https://openalex.org/W6802066503"],"related_works":["https://openalex.org/W2170314243","https://openalex.org/W2119179026","https://openalex.org/W2794947590","https://openalex.org/W2114971758","https://openalex.org/W2109932036","https://openalex.org/W2093081283","https://openalex.org/W4313118781","https://openalex.org/W2354546390","https://openalex.org/W2074526596","https://openalex.org/W4242010157"],"abstract_inverted_index":{"Nanometer":[0],"circuits":[1,21],"are":[2,193],"becoming":[3],"increasingly":[4],"susceptible":[5],"to":[6,16,73,118,173,195,216,262],"soft":[7],"errors.":[8],"Selective":[9],"hardening":[10,30,38],"is":[11,39,52,252],"a":[12,109,115,133,260],"less":[13],"expensive":[14],"technique":[15],"improve":[17],"the":[18,25,44,84,89,96,120,124,129,148,152,159,171,175,181,197,202,211,223,240,264],"reliability":[19],"of":[20,29,36,83,91,123,143,158,204,213,266],"because":[22],"it":[23],"hardens":[24],"critical":[26,45,75,267],"components":[27],"instead":[28],"an":[31,65],"entire":[32],"circuit.":[33,125],"One":[34],"challenge":[35],"selective":[37],"efficiently":[40],"and":[41,88,151,209,232,250,254],"effectively":[42],"identifying":[43],"parts":[46],"in":[47,77,170],"circuits.":[48,61,78],"Simulation-based":[49],"fault":[50,163],"injection":[51],"commonly":[53],"used":[54,161,194],"but":[55],"extremely":[56],"time-consuming,":[57],"especially":[58],"for":[59,162],"complex":[60],"This":[62],"article":[63],"proposes":[64],"approach":[66],"based":[67,187],"on":[68,177,180,188,207,248],"graph":[69,116,134,139,172],"neural":[70],"networks":[71],"(GNNs)":[72],"identify":[74],"flip-flops":[76,145],"GNNs":[79,206],"can":[80,102],"take":[81],"advantage":[82],"circuit\u2019s":[85,149],"structural":[86],"features":[87,90,97,122,142,169,215,236],"individual":[92,144],"flip-flops.":[93,184],"To":[94],"convert":[95],"into":[98,105,132],"abstract":[99],"data":[100],"that":[101,113,222],"be":[103],"fed":[104],"GNNs,":[106],"we":[107,166,246],"provide":[108,259],"feature":[110],"extraction":[111],"method":[112,127,261],"uses":[114],"model":[117],"represent":[119],"relevant":[121],"The":[126,138,243],"converts":[128],"target":[130],"circuit":[131],"representing":[135],"its":[136],"architecture.":[137],"also":[140,258],"contains":[141],"extracted":[146],"from":[147],"netlist":[150],"value":[153],"change":[154],"dump":[155],"(VCD)":[156],"waveforms":[157],"test":[160],"simulation.":[164],"Additionally,":[165],"extract":[167],"edge":[168,214,229,235],"utilize":[174],"information":[176],"combinational":[178],"gates":[179],"path":[182],"between":[183],"Datasets":[185],"generated":[186],"two":[189],"open-source":[190],"RISC-V":[191],"cores":[192],"validate":[196],"proposed":[198],"approach.":[199],"We":[200,257],"compare":[201],"performance":[203],"different":[205],"them":[208],"discuss":[210],"contribution":[212],"their":[217],"performance.":[218],"Our":[219],"experiments":[220],"show":[221],"prediction":[224],"accuracy":[225,245],"increases":[226],"significantly":[227],"with":[228,234],"features.":[230],"GraphSAGE":[231],"SAGE-GCN":[233],"perform":[237],"best":[238],"among":[239],"selected":[241],"GNNs.":[242],"highest":[244],"achieved":[247],"Ibex":[249],"RI5CY":[251],"97.75%":[253],"98.67%,":[255],"respectively.":[256],"accelerate":[263],"process":[265],"flip-flop":[268],"identification.":[269]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2}],"updated_date":"2026-05-20T08:49:12.498775","created_date":"2025-10-10T00:00:00"}
