{"id":"https://openalex.org/W4379116689","doi":"https://doi.org/10.1109/tcad.2023.3282576","title":"A Combined N/PFET CFET-Based Design and Logic Technology Framework for CMOS Applications","display_name":"A Combined N/PFET CFET-Based Design and Logic Technology Framework for CMOS Applications","publication_year":2023,"publication_date":"2023-06-02","ids":{"openalex":"https://openalex.org/W4379116689","doi":"https://doi.org/10.1109/tcad.2023.3282576"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2023.3282576","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2023.3282576","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085196905","display_name":"Xiaona Zhu","orcid":"https://orcid.org/0000-0001-8305-8870"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210092870","display_name":"Jiaxing University","ror":"https://ror.org/00j2a7k55","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210092870"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xiaona Zhu","raw_affiliation_strings":["School of Microelectronics, Fudan University, Shanghai, China","Jiashan Fudan Institute, Jiaxing, China"],"raw_orcid":"https://orcid.org/0000-0001-8305-8870","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]},{"raw_affiliation_string":"Jiashan Fudan Institute, Jiaxing, China","institution_ids":["https://openalex.org/I4210092870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028648462","display_name":"Rongzheng Ding","orcid":"https://orcid.org/0000-0002-3976-3545"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Rongzheng Ding","raw_affiliation_strings":["School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-3976-3545","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092072654","display_name":"Ouwen Tao","orcid":"https://orcid.org/0009-0006-4324-1893"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ouwen Tao","raw_affiliation_strings":["State Key Laboratory of ASIC and System, School of Information Science and Technology, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0006-4324-1893","affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, School of Information Science and Technology, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066774023","display_name":"Yage Zhao","orcid":"https://orcid.org/0009-0001-7757-7487"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yage Zhao","raw_affiliation_strings":["School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053382307","display_name":"P. S. Tang","orcid":"https://orcid.org/0009-0004-3624-4098"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peishun Tang","raw_affiliation_strings":["School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111519882","display_name":"David Wei Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"David Wei Zhang","raw_affiliation_strings":["School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022547077","display_name":"Ye L\u00fc","orcid":"https://orcid.org/0000-0001-9054-2644"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ye Lu","raw_affiliation_strings":["State Key Laboratory of ASIC and System, School of Information Science and Technology, and the Zhangjiang Fudan International Innovation Center, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-9054-2644","affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, School of Information Science and Technology, and the Zhangjiang Fudan International Innovation Center, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008375194","display_name":"Shaofeng Yu","orcid":"https://orcid.org/0000-0001-8008-6278"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shaofeng Yu","raw_affiliation_strings":["School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-8008-6278","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5085196905"],"corresponding_institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210092870","https://openalex.org/I4210132426"],"apc_list":null,"apc_paid":null,"fwci":0.7464,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.70122427,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"42","issue":"12","first_page":"4999","last_page":"5005"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6730265617370605},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5925056338310242},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5558409094810486},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5429818630218506},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5193082690238953},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5045827627182007},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.498842716217041},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.476536363363266},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4652911424636841},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.4645191431045532},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.42539939284324646},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3418607711791992},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29068151116371155},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2785184979438782},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2654627859592438},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2482801079750061},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.06810858845710754}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6730265617370605},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5925056338310242},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5558409094810486},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5429818630218506},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5193082690238953},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5045827627182007},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.498842716217041},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.476536363363266},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4652911424636841},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.4645191431045532},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.42539939284324646},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3418607711791992},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29068151116371155},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2785184979438782},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2654627859592438},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2482801079750061},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06810858845710754}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2023.3282576","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2023.3282576","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G4900007601","display_name":null,"funder_award_id":"22ZR1403500","funder_id":"https://openalex.org/F4320309612","funder_display_name":"Natural Science Foundation of Shanghai"},{"id":"https://openalex.org/G8914549072","display_name":null,"funder_award_id":"2021-01-07-00-07-E00077","funder_id":"https://openalex.org/F4320321881","funder_display_name":"Shanghai Municipal Education Commission"}],"funders":[{"id":"https://openalex.org/F4320309612","display_name":"Natural Science Foundation of Shanghai","ror":null},{"id":"https://openalex.org/F4320321881","display_name":"Shanghai Municipal Education Commission","ror":"https://ror.org/05tewj457"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2061834475","https://openalex.org/W2294851045","https://openalex.org/W2899004836","https://openalex.org/W2948537294","https://openalex.org/W2965234963","https://openalex.org/W3023198999","https://openalex.org/W3124031675","https://openalex.org/W3143696222","https://openalex.org/W3180930580","https://openalex.org/W4205089601","https://openalex.org/W4210796296","https://openalex.org/W4292794078"],"related_works":["https://openalex.org/W2526300902","https://openalex.org/W2098419840","https://openalex.org/W2121963733","https://openalex.org/W2066280488","https://openalex.org/W1977171228","https://openalex.org/W2160684472","https://openalex.org/W2125567818","https://openalex.org/W4321637079","https://openalex.org/W1987134536","https://openalex.org/W2356714888"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2],"new":[3],"technology":[4,122],"and":[5,31,53,97,112],"design":[6,39,131],"platform":[7],"using":[8,108],"combined":[9],"common":[10],"gate":[11],"(CG)":[12],"N/PFET":[13],"complementary":[14],"field-effect":[15],"transistor":[16],"(CFET)":[17],"as":[18,125],"basic":[19],"element":[20],"for":[21,73,85],"CMOS":[22],"circuit":[23,46,117],"applications.":[24],"Two":[25],"CFET":[26,75,121],"unit":[27],"structures,":[28],"namely,":[29],"CG":[30,86],"N-gate":[32],"(NG),":[33],"are":[34,106],"identified":[35],"to":[36],"form":[37],"base":[38],"elements.":[40],"Through":[41],"the":[42,88,93,99,109,115,120],"two":[43],"units,":[44],"all":[45],"logic":[47,137],"functions":[48],"in":[49,127],"standard":[50],"cell":[51],"library":[52],"SRAM":[54],"can":[55],"be":[56,123],"realized":[57],"without":[58],"significant":[59],"process":[60],"complication.":[61],"A":[62],"multigradient":[63],"neural":[64],"network":[65],"(MNN)-based":[66],"SPICE":[67],"compact":[68],"modeling":[69],"methodology":[70],"is":[71,83],"developed":[72],"these":[74],"units.":[76],"As":[77,119],"an":[78],"example,":[79],"MNN":[80,110],"model":[81,102],"generation":[82],"illustrated":[84],"with":[87,92],"output":[89],"matching":[90],"well":[91],"TCAD":[94],"data":[95],"within":[96],"beyond":[98],"range":[100],"of":[101],"extraction.":[103],"Circuit":[104],"simulations":[105],"exercised":[107],"models":[111],"demonstrated":[113],"successfully":[114],"expected":[116],"functionalities.":[118],"adopted":[124],"mainstream":[126],"future,":[128],"this":[129],"novel":[130],"framework":[132],"proposed":[133],"would":[134],"enable":[135],"efficient":[136],"design.":[138]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":3},{"year":2023,"cited_by_count":1}],"updated_date":"2026-05-26T13:28:51.108037","created_date":"2025-10-10T00:00:00"}