{"id":"https://openalex.org/W4360930484","doi":"https://doi.org/10.1109/tcad.2023.3261781","title":"X-Masking for Deterministic In-System Tests","display_name":"X-Masking for Deterministic In-System Tests","publication_year":2023,"publication_date":"2023-03-24","ids":{"openalex":"https://openalex.org/W4360930484","doi":"https://doi.org/10.1109/tcad.2023.3261781"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2023.3261781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2023.3261781","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046691899","display_name":"Grzegorz Mrugalski","orcid":"https://orcid.org/0000-0001-9378-127X"},"institutions":[{"id":"https://openalex.org/I4210137693","display_name":"Siemens (United States)","ror":"https://ror.org/04axb7e79","country_code":"US","type":"company","lineage":["https://openalex.org/I1325886976","https://openalex.org/I4210137693"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Grzegorz Mrugalski","raw_affiliation_strings":["Siemens Digital Industries Software, Wilsonville, OR, USA"],"raw_orcid":"https://orcid.org/0000-0001-9378-127X","affiliations":[{"raw_affiliation_string":"Siemens Digital Industries Software, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210137693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080960636","display_name":"Janusz Rajski","orcid":"https://orcid.org/0000-0003-2124-447X"},"institutions":[{"id":"https://openalex.org/I4210137693","display_name":"Siemens (United States)","ror":"https://ror.org/04axb7e79","country_code":"US","type":"company","lineage":["https://openalex.org/I1325886976","https://openalex.org/I4210137693"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Janusz Rajski","raw_affiliation_strings":["Siemens Digital Industries Software, Wilsonville, OR, USA"],"raw_orcid":"https://orcid.org/0000-0003-2124-447X","affiliations":[{"raw_affiliation_string":"Siemens Digital Industries Software, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210137693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072675590","display_name":"Jerzy Tyszer","orcid":"https://orcid.org/0000-0001-9722-2344"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jerzy Tyszer","raw_affiliation_strings":["Faculty of Computing and Telecommunications, Pozna&#x0144; University of Technology, Pozna&#x0144;, Poland"],"raw_orcid":"https://orcid.org/0000-0001-9722-2344","affiliations":[{"raw_affiliation_string":"Faculty of Computing and Telecommunications, Pozna&#x0144; University of Technology, Pozna&#x0144;, Poland","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084229461","display_name":"Bartosz W\u0142odarczak","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bartosz W\u0142odarczak","raw_affiliation_strings":["Faculty of Computing and Telecommunications, Pozna&#x0144; University of Technology, Pozna&#x0144;, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Computing and Telecommunications, Pozna&#x0144; University of Technology, Pozna&#x0144;, Poland","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5904,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.81371281,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"42","issue":"11","first_page":"4260","last_page":"4269"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5892302989959717},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5483494400978088},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5272226333618164},{"id":"https://openalex.org/keywords/masking","display_name":"Masking (illustration)","score":0.487439900636673},{"id":"https://openalex.org/keywords/signature","display_name":"Signature (topology)","score":0.48325425386428833},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4547313153743744},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.4276800751686096},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4274364113807678},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.42622971534729004},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41384053230285645},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3285837173461914},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32717710733413696},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.2580595016479492},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21342796087265015},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17227354645729065},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1381024718284607},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.1198158860206604},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10493576526641846}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5892302989959717},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5483494400978088},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5272226333618164},{"id":"https://openalex.org/C2777402240","wikidata":"https://www.wikidata.org/wiki/Q6783436","display_name":"Masking (illustration)","level":2,"score":0.487439900636673},{"id":"https://openalex.org/C2779696439","wikidata":"https://www.wikidata.org/wiki/Q7512811","display_name":"Signature (topology)","level":2,"score":0.48325425386428833},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4547313153743744},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.4276800751686096},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4274364113807678},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.42622971534729004},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41384053230285645},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3285837173461914},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32717710733413696},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.2580595016479492},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21342796087265015},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17227354645729065},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1381024718284607},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.1198158860206604},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10493576526641846},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2023.3261781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2023.3261781","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W1512118669","https://openalex.org/W1576951655","https://openalex.org/W1590110141","https://openalex.org/W1592824829","https://openalex.org/W1844723944","https://openalex.org/W1917503894","https://openalex.org/W2007678033","https://openalex.org/W2032361349","https://openalex.org/W2047503024","https://openalex.org/W2097417935","https://openalex.org/W2101900253","https://openalex.org/W2110490782","https://openalex.org/W2111138339","https://openalex.org/W2114204923","https://openalex.org/W2118512592","https://openalex.org/W2118837788","https://openalex.org/W2127737927","https://openalex.org/W2131432014","https://openalex.org/W2131694824","https://openalex.org/W2135819406","https://openalex.org/W2137650995","https://openalex.org/W2140283778","https://openalex.org/W2148598008","https://openalex.org/W2153336129","https://openalex.org/W2155394810","https://openalex.org/W2165030600","https://openalex.org/W2169280266","https://openalex.org/W2249693208","https://openalex.org/W2401534526","https://openalex.org/W2914473838","https://openalex.org/W2979722875","https://openalex.org/W2984310215","https://openalex.org/W3125147644","https://openalex.org/W3131518417","https://openalex.org/W3171842021","https://openalex.org/W3177661907","https://openalex.org/W4233616805","https://openalex.org/W4312625540","https://openalex.org/W6655113542","https://openalex.org/W6759320793","https://openalex.org/W6769507688"],"related_works":["https://openalex.org/W3081694532","https://openalex.org/W1671124163","https://openalex.org/W2168674042","https://openalex.org/W2092272653","https://openalex.org/W1980230116","https://openalex.org/W4387002515","https://openalex.org/W1517958729","https://openalex.org/W3030774134","https://openalex.org/W2148647728","https://openalex.org/W2891234309"],"abstract_inverted_index":{"Deterministic":[0],"in-system":[1,60],"tests":[2,33,57],"begin":[3],"to":[4,21,34,58,80,119,156],"play":[5],"an":[6],"essential":[7],"role":[8],"in":[9,12,17,44,84],"safety-critical":[10],"applications,":[11],"large":[13],"data":[14,101,155],"centers,":[15],"or":[16,176],"monitoring":[18],"silicon":[19],"aging,":[20],"name":[22],"just":[23],"a":[24,88,94,103,139,166,172,192],"few.":[25],"All":[26],"of":[27,97,134,195,209,218],"these":[28],"ecosystems":[29],"require":[30],"periodic,":[31],"high-quality":[32],"assure":[35],"required":[36],"test":[37,41,48,66,100,107,128,148,154,167,177],"coverage":[38],"and":[39,93,106,207],"short":[40],"application,":[42],"especially":[43],"designs":[45],"that":[46,162],"must":[47],"themselves":[49],"during":[50],"system":[51,104],"operations.":[52],"In":[53],"order":[54],"for":[55,87,201],"deterministic":[56],"be":[59],"applicable,":[61],"they":[62],"should":[63],"compact":[64],"multimillion-bit":[65],"responses":[67],"with":[68,146,214],"unknown":[69,111,160],"(":[70],"<inline-formula":[71],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[72],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[73],"<tex-math":[74],"notation=\"LaTeX\">$\\rm":[75],"X$":[76],"</tex-math></inline-formula>":[77],")":[78],"values":[79,161],"small":[81],"signatures.":[82],"This,":[83],"turn,":[85],"allows":[86],"much":[89],"faster":[90],"input-only":[91],"streaming":[92],"simultaneous":[95],"reduction":[96],"the":[98,110,183,189,210,215],"on-chip-stored":[99],"volume,":[102],"memory,":[105],"time.":[108],"Typically,":[109],"states,":[112],"whose":[113],"sources":[114],"vary":[115],"from":[116],"uninitialized":[117],"memories":[118],"unpredictable":[120],"last-minute":[121],"timing":[122],"violations,":[123],"render":[124],"signatures":[125],"unusable.":[126],"Hence,":[127],"response":[129,168],"compaction":[130],"requires":[131],"some":[132],"form":[133],"protection.":[135],"This":[136],"article":[137],"presents":[138],"user-tunable":[140],"X-masking":[141,219],"scheme.":[142],"It":[143,187],"works":[144],"synergistically":[145],"on-chip":[147,184],"compression":[149],"logic":[150],"by":[151,182],"employing":[152],"encoded":[153],"completely":[157],"filter":[158],"out":[159],"otherwise":[163],"might":[164],"reach":[165],"compactor,":[169],"such":[170],"as":[171],"multiple-input":[173],"signature":[174],"register":[175],"result":[178],"sticky":[179],"bits":[180],"used":[181],"compare":[185],"framework.":[186],"makes":[188],"proposed":[190,211],"scheme":[191,212],"very":[193],"versatile":[194],"its":[196],"kind.":[197],"Experimental":[198],"results":[199],"obtained":[200],"several":[202],"industrial":[203],"cores":[204],"show":[205],"feasibility":[206],"efficiency":[208],"altogether":[213],"actual":[216],"impact":[217],"on":[220],"various":[221],"test-related":[222],"statistics.":[223]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}