{"id":"https://openalex.org/W4321195214","doi":"https://doi.org/10.1109/tcad.2023.3246387","title":"HL-Pow: Learning-Assisted Pre-RTL Power Modeling and Optimization for FPGA HLS","display_name":"HL-Pow: Learning-Assisted Pre-RTL Power Modeling and Optimization for FPGA HLS","publication_year":2023,"publication_date":"2023-02-17","ids":{"openalex":"https://openalex.org/W4321195214","doi":"https://doi.org/10.1109/tcad.2023.3246387"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2023.3246387","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2023.3246387","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101564905","display_name":"Zhe Lin","orcid":"https://orcid.org/0009-0002-1594-2335"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhe Lin","raw_affiliation_strings":["School of Integrated Circuits, Sun Yat-sen University, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Sun Yat-sen University, Shenzhen, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037907399","display_name":"Tingyuan Liang","orcid":"https://orcid.org/0000-0002-0390-2320"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Tingyuan Liang","raw_affiliation_strings":["Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong, China","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047571832","display_name":"Jieru Zhao","orcid":"https://orcid.org/0000-0001-8211-2812"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jieru Zhao","raw_affiliation_strings":["Department of Computer Science and Engineering, Shanghai Jiaotong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Shanghai Jiaotong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024130730","display_name":"Sharad Sinha","orcid":"https://orcid.org/0000-0002-4532-2017"},"institutions":[{"id":"https://openalex.org/I4210112052","display_name":"Indian Institute of Technology Goa","ror":"https://ror.org/02v7trd43","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210112052"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sharad Sinha","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology Goa, Goa, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Goa, Goa, India","institution_ids":["https://openalex.org/I4210112052"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061515087","display_name":"Wei Zhang","orcid":"https://orcid.org/0000-0002-7622-6714"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Wei Zhang","raw_affiliation_strings":["Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong, China","institution_ids":["https://openalex.org/I200769079"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101564905"],"corresponding_institution_ids":["https://openalex.org/I157773358"],"apc_list":null,"apc_paid":null,"fwci":0.5177,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.62561809,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"42","issue":"11","first_page":"3925","last_page":"3938"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.8114152550697327},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7121270298957825},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.689347505569458},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.643499493598938},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.6298533082008362},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4853493273258209},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4734499156475067},{"id":"https://openalex.org/keywords/power-analysis","display_name":"Power analysis","score":0.45600661635398865},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3894687592983246},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3773401379585266},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.3385152220726013},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3236454129219055},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3144955039024353},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.10331255197525024}],"concepts":[{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.8114152550697327},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7121270298957825},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.689347505569458},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.643499493598938},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.6298533082008362},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4853493273258209},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4734499156475067},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.45600661635398865},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3894687592983246},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3773401379585266},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.3385152220726013},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3236454129219055},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3144955039024353},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.10331255197525024},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2023.3246387","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2023.3246387","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-126906","is_oa":false,"landing_page_url":"https://repository.hkust.edu.hk/ir/Record/1783.1-126906","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8399999737739563,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":45,"referenced_works":["https://openalex.org/W1970032753","https://openalex.org/W1977813547","https://openalex.org/W1980073965","https://openalex.org/W2012114780","https://openalex.org/W2043642623","https://openalex.org/W2071693325","https://openalex.org/W2101234009","https://openalex.org/W2108242004","https://openalex.org/W2113234488","https://openalex.org/W2113962082","https://openalex.org/W2137966900","https://openalex.org/W2138209363","https://openalex.org/W2138444824","https://openalex.org/W2142533150","https://openalex.org/W2143230897","https://openalex.org/W2147088458","https://openalex.org/W2162385899","https://openalex.org/W2166243422","https://openalex.org/W2295598076","https://openalex.org/W2295985838","https://openalex.org/W2482246557","https://openalex.org/W2725179571","https://openalex.org/W2783532808","https://openalex.org/W2804541029","https://openalex.org/W2883921424","https://openalex.org/W2911122160","https://openalex.org/W2942063194","https://openalex.org/W2998625809","https://openalex.org/W3013057549","https://openalex.org/W3021613070","https://openalex.org/W3035875322","https://openalex.org/W3103682307","https://openalex.org/W3149866969","https://openalex.org/W3167899070","https://openalex.org/W4221000689","https://openalex.org/W4232919122","https://openalex.org/W4234221021","https://openalex.org/W4241239131","https://openalex.org/W4246166885","https://openalex.org/W4285114951","https://openalex.org/W4293026115","https://openalex.org/W4295312788","https://openalex.org/W6675354045","https://openalex.org/W6766978945","https://openalex.org/W6910681941"],"related_works":["https://openalex.org/W4281926497","https://openalex.org/W2108242004","https://openalex.org/W2269990635","https://openalex.org/W3013057549","https://openalex.org/W2906427691","https://openalex.org/W2507786429","https://openalex.org/W2750487835","https://openalex.org/W4285464654","https://openalex.org/W4321195214","https://openalex.org/W2035369415"],"abstract_inverted_index":{"High-level":[0],"synthesis":[1],"(HLS)":[2],"enables":[3],"designers":[4],"to":[5,23,105,184],"customize":[6],"hardware":[7,16,32,142],"designs":[8,33,143],"without":[9],"the":[10,25,28,61,137,153,156,187,259,269],"need":[11],"for":[12,57,141,190],"delving":[13],"into":[14],"low-level":[15],"details.":[17],"However,":[18],"it":[19],"is":[20,77,211],"still":[21],"challenging":[22],"establish":[24],"correlation":[26],"between":[27],"power":[29,52,81,92,117,133,138,181,193,208,217],"consumption":[30,118,194],"and":[31,54,73,84,100,108,119,130,162,192,198,254],"at":[34],"an":[35,127],"early":[36],"design":[37,86,188,281,286],"stage":[38],"such":[39],"as":[40],"HLS.":[41],"To":[42],"overcome":[43],"this":[44],"problem,":[45],"we":[46,167],"introduce":[47],"HL-Pow,":[48,136],"a":[49,80,85,97,113,121,169,171,221,265,277,284],"preregister-transfer-level":[50],"(pre-RTL)":[51],"modeling,":[53],"optimization":[55,189],"framework":[56,83,94],"FPGA":[58,145],"HLS":[59,146],"with":[60,144,179,195,251],"aid":[62],"of":[63,79,155,223,268,280],"up-to-date":[64],"artificial":[65],"intelligence":[66],"techniques,":[67],"which":[68,176],"features":[69,110],"high":[70,196,199,246],"accuracy,":[71],"speed,":[72],"generalization":[74,247],"ability.":[75],"HL-Pow":[76,205,244],"comprised":[78],"modeling":[82,93,122,182],"space":[87],"exploration":[88],"(DSE)":[89],"engine.":[90],"The":[91],"encompasses:":[95],"1)":[96],"fully":[98],"customized":[99],"light-weight":[101],"feature":[102],"construction":[103],"flow":[104,123],"effectively":[106],"identify":[107],"capture":[109],"that":[111,124,204,210],"exert":[112],"major":[114],"influence":[115],"on":[116,240],"2)":[120],"can":[125,147,177,263],"build":[126],"accurate,":[128],"fast,":[129],"transferable":[131],"pre-RTL":[132],"estimator.":[134],"With":[135],"evaluation":[139],"process":[140],"be":[148],"significantly":[149],"expedited":[150],"by":[151],"circumventing":[152],"invocation":[154],"time-consuming":[157],"logic":[158],"synthesis,":[159],"physical":[160],"design,":[161],"gate-level":[163],"simulation":[164],"steps.":[165],"Furthermore,":[166],"describe":[168],"novel":[170],"priori":[172],"knowledge-guided":[173],"DSE":[174,261],"algorithm":[175,262],"combined":[178],"our":[180],"approach":[183],"jointly":[185],"achieve":[186],"latency":[191],"efficiency":[197],"quality.":[200],"Experimental":[201],"results":[202],"demonstrate":[203],"produces":[206],"accurate":[207],"prediction":[209],"only":[212,274],"4.82%":[213],"away":[214],"from":[215,255],"onboard":[216],"measurement,":[218],"while":[219,273],"offering":[220],"speedup":[222],"24\u2013":[224],"<inline-formula":[225,233],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[226,234],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[227,235],"<tex-math":[228,236],"notation=\"LaTeX\">$190\\times":[229],"$":[230,238],"</tex-math></inline-formula>":[231,239],"(":[232],"notation=\"LaTeX\">$84\\times":[237],"avg.).":[241],"In":[242],"addition,":[243],"shows":[245],"ability":[248],"across":[249],"applications":[250],"different":[252],"characteristics":[253],"various":[256],"domains.":[257],"Finally,":[258],"proposed":[260],"reach":[264],"close":[266],"approximation":[267],"real":[270],"Pareto":[271],"frontier":[272],"requiring":[275],"traversing":[276],"small":[278],"subset":[279],"points":[282],"in":[283],"broad":[285],"space.":[287]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}