{"id":"https://openalex.org/W4321021655","doi":"https://doi.org/10.1109/tcad.2023.3245979","title":"Signal-Division-Aware Analog Circuit Topology Synthesis Aided by Transfer Learning","display_name":"Signal-Division-Aware Analog Circuit Topology Synthesis Aided by Transfer Learning","publication_year":2023,"publication_date":"2023-02-16","ids":{"openalex":"https://openalex.org/W4321021655","doi":"https://doi.org/10.1109/tcad.2023.3245979"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2023.3245979","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2023.3245979","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059244271","display_name":"Zhenxin Zhao","orcid":"https://orcid.org/0000-0003-4902-353X"},"institutions":[{"id":"https://openalex.org/I130438778","display_name":"Memorial University of Newfoundland","ror":"https://ror.org/04haebc03","country_code":"CA","type":"education","lineage":["https://openalex.org/I130438778"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Zhenxin Zhao","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Faculty of Engineering and Applied Science, Memorial University of Newfoundland, St. John’s, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Faculty of Engineering and Applied Science, Memorial University of Newfoundland, St. John’s, Canada","institution_ids":["https://openalex.org/I130438778"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101849813","display_name":"Jiang Luo","orcid":"https://orcid.org/0000-0003-4519-792X"},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]},{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiang Luo","raw_affiliation_strings":["Zhejiang Key Laboratory of Large-Scale Integrated Circuit Design, Hangzhou Dianzi University, Hangzhou, China","State Key Laboratory of Millimeter Waves, Southeast University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"Zhejiang Key Laboratory of Large-Scale Integrated Circuit Design, Hangzhou Dianzi University, Hangzhou, China","institution_ids":["https://openalex.org/I50760025"]},{"raw_affiliation_string":"State Key Laboratory of Millimeter Waves, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100361964","display_name":"Jun Liu","orcid":"https://orcid.org/0000-0002-8627-5085"},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Liu","raw_affiliation_strings":["Zhejiang Key Laboratory of Large-Scale Integrated Circuit Design, Hangzhou Dianzi University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Zhejiang Key Laboratory of Large-Scale Integrated Circuit Design, Hangzhou Dianzi University, Hangzhou, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100705837","display_name":"Lihong Zhang","orcid":"https://orcid.org/0000-0003-2946-8072"},"institutions":[{"id":"https://openalex.org/I130438778","display_name":"Memorial University of Newfoundland","ror":"https://ror.org/04haebc03","country_code":"CA","type":"education","lineage":["https://openalex.org/I130438778"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Lihong Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Faculty of Engineering and Applied Science, Memorial University of Newfoundland, St. John’s, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Faculty of Engineering and Applied Science, Memorial University of Newfoundland, St. John’s, Canada","institution_ids":["https://openalex.org/I130438778"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5059244271"],"corresponding_institution_ids":["https://openalex.org/I130438778"],"apc_list":null,"apc_paid":null,"fwci":1.955,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.85950059,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"42","issue":"11","first_page":"3481","last_page":"3490"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.654342532157898},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.586808443069458},{"id":"https://openalex.org/keywords/division","display_name":"Division (mathematics)","score":0.556752622127533},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5416626334190369},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5053863525390625},{"id":"https://openalex.org/keywords/generalization","display_name":"Generalization","score":0.499924898147583},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.46334773302078247},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.43629786372184753},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4322763681411743},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4163321852684021},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.36107146739959717},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35708242654800415},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24931403994560242},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19071313738822937},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17638534307479858},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.15527251362800598},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13868984580039978},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10398072004318237},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.08707988262176514},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.06682220101356506}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.654342532157898},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.586808443069458},{"id":"https://openalex.org/C60798267","wikidata":"https://www.wikidata.org/wiki/Q1226939","display_name":"Division (mathematics)","level":2,"score":0.556752622127533},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5416626334190369},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5053863525390625},{"id":"https://openalex.org/C177148314","wikidata":"https://www.wikidata.org/wiki/Q170084","display_name":"Generalization","level":2,"score":0.499924898147583},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.46334773302078247},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.43629786372184753},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4322763681411743},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4163321852684021},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.36107146739959717},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35708242654800415},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24931403994560242},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19071313738822937},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17638534307479858},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.15527251362800598},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13868984580039978},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10398072004318237},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.08707988262176514},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.06682220101356506},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2023.3245979","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2023.3245979","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3683896039","display_name":null,"funder_award_id":"LQ23F040009","funder_id":"https://openalex.org/F4320338464","funder_display_name":"Natural Science Foundation of Zhejiang Province"},{"id":"https://openalex.org/G8961422743","display_name":null,"funder_award_id":"K202316","funder_id":"https://openalex.org/F4320327028","funder_display_name":"State Key Laboratory of Millimeter Waves"}],"funders":[{"id":"https://openalex.org/F4320319952","display_name":"Canada Foundation for Innovation","ror":"https://ror.org/000az4664"},{"id":"https://openalex.org/F4320327028","display_name":"State Key Laboratory of Millimeter Waves","ror":null},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"},{"id":"https://openalex.org/F4320338464","display_name":"Natural Science Foundation of Zhejiang Province","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1528686882","https://openalex.org/W2001822849","https://openalex.org/W2046328375","https://openalex.org/W2083532000","https://openalex.org/W2091112914","https://openalex.org/W2099549006","https://openalex.org/W2109443454","https://openalex.org/W2110073735","https://openalex.org/W2145686284","https://openalex.org/W2162964517","https://openalex.org/W2514038949","https://openalex.org/W2539776105","https://openalex.org/W2599742786","https://openalex.org/W2773716193","https://openalex.org/W2911472431","https://openalex.org/W3009193187","https://openalex.org/W3036164688","https://openalex.org/W3089997764","https://openalex.org/W3092618035","https://openalex.org/W3111306693","https://openalex.org/W3148042526","https://openalex.org/W3196467229","https://openalex.org/W4213423202","https://openalex.org/W4237746091","https://openalex.org/W4280571518","https://openalex.org/W6677260540","https://openalex.org/W6735715707"],"related_works":["https://openalex.org/W2086397253","https://openalex.org/W2133122801","https://openalex.org/W3022794856","https://openalex.org/W600422426","https://openalex.org/W2007156430","https://openalex.org/W2170882281","https://openalex.org/W3081478936","https://openalex.org/W2785612136","https://openalex.org/W4313484792","https://openalex.org/W4282568311"],"abstract_inverted_index":{"Compared":[0],"with":[1,82],"conventional":[2],"analog":[3],"circuit":[4,68,80,122],"topology":[5,81],"synthesis":[6,15,45,51,69,123],"methods,":[7],"the":[8,19,49,91,106,117,132],"deep-reinforcement-learning":[9],"(DRL)-based":[10],"method":[11,27],"features":[12],"much":[13],"higher":[14],"efficiency":[16],"while":[17],"possessing":[18],"merit":[20],"of":[21,109,119],"strong":[22],"generalization":[23],"capability.":[24],"However,":[25],"this":[26,38,41,111],"cannot":[28],"synthesize":[29],"operational":[30],"amplifiers":[31],"that":[32],"involve":[33],"signal":[34],"division.":[35],"To":[36],"address":[37],"critical":[39],"limitation,":[40],"article":[42],"presents":[43],"new":[44],"rules":[46],"to":[47,55,104],"guide":[48],"DRL-based":[50],"process.":[52],"In":[53],"addition,":[54],"meet":[56],"various":[57],"design":[58,93],"specifications":[59,94],"requested":[60],"by":[61],"users,":[62],"we":[63],"further":[64],"develop":[65],"a":[66,75,78],"smart":[67,121],"system,":[70],"which":[71],"can":[72],"robustly":[73],"return":[74],"solution":[76],"(i.e.,":[77],"feasible":[79],"detailed":[83],"device":[84],"sizes)":[85],"right":[86],"away":[87],"as":[88,90],"long":[89],"input":[92],"are":[95],"reasonable.":[96],"A":[97],"transfer":[98],"learning":[99],"(TL)":[100],"scheme":[101],"is":[102],"proposed":[103],"reduce":[105],"computation":[107],"overhead":[108],"training":[110],"system.":[112],"The":[113],"experimental":[114],"results":[115],"show":[116],"efficacy":[118],"our":[120],"system":[124],"and":[125],"TL":[126],"scheme,":[127],"confirming":[128],"an":[129],"advancement":[130],"over":[131],"state-of-the-art":[133],"approaches.":[134]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}