{"id":"https://openalex.org/W4317496744","doi":"https://doi.org/10.1109/tcad.2023.3238292","title":"CDAR-DRAM: Enabling Runtime DRAM Performance and Energy Optimization via In-Situ Charge Detection and Adaptive Data Restoration","display_name":"CDAR-DRAM: Enabling Runtime DRAM Performance and Energy Optimization via In-Situ Charge Detection and Adaptive Data Restoration","publication_year":2023,"publication_date":"2023-01-19","ids":{"openalex":"https://openalex.org/W4317496744","doi":"https://doi.org/10.1109/tcad.2023.3238292"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2023.3238292","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2023.3238292","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033528432","display_name":"Yuxuan Qin","orcid":"https://orcid.org/0000-0003-0736-5697"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuxuan Qin","raw_affiliation_strings":["Department of Micro-Nano Electronic, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0003-0736-5697","affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronic, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025623030","display_name":"Chuxiong Lin","orcid":"https://orcid.org/0000-0001-9954-9025"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chuxiong Lin","raw_affiliation_strings":["Department of Micro-Nano Electronic, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-9954-9025","affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronic, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101583945","display_name":"Weifeng He","orcid":"https://orcid.org/0000-0002-7753-644X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weifeng He","raw_affiliation_strings":["Department of Micro-Nano Electronic, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-7753-644X","affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronic, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102022581","display_name":"Yanan Sun","orcid":"https://orcid.org/0000-0001-8281-9121"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanan Sun","raw_affiliation_strings":["Department of Micro-Nano Electronic, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-8281-9121","affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronic, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103236320","display_name":"Zhigang Mao","orcid":"https://orcid.org/0000-0001-9431-9853"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhigang Mao","raw_affiliation_strings":["Department of Micro-Nano Electronic, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronic, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011887658","display_name":"Mingoo Seok","orcid":"https://orcid.org/0000-0002-9722-0979"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mingoo Seok","raw_affiliation_strings":["Department of Electrical Engineering, School of Engineering and Applied Science, Columbia University, New York, NY, USA"],"raw_orcid":"https://orcid.org/0000-0002-9722-0979","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, School of Engineering and Applied Science, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8554,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.83699871,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"42","issue":"9","first_page":"3078","last_page":"3091"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9192948341369629},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6685669422149658},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.6631101369857788},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.6320177912712097},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5234407782554626},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5202297568321228},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4183276891708374},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.4030417799949646},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.362331748008728},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35917776823043823},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24542903900146484},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.15580105781555176}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9192948341369629},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6685669422149658},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.6631101369857788},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.6320177912712097},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5234407782554626},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5202297568321228},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4183276891708374},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.4030417799949646},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.362331748008728},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35917776823043823},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24542903900146484},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.15580105781555176}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2023.3238292","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2023.3238292","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G1580724166","display_name":null,"funder_award_id":"62274106","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G5876558998","display_name":"PFI-RP: Next-Generation Microcontroller for the Era of Internet of Smart Things","funder_award_id":"1919147","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G919204815","display_name":null,"funder_award_id":"2018YFB2202004","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W1558529819","https://openalex.org/W1578894366","https://openalex.org/W1992487929","https://openalex.org/W2034861439","https://openalex.org/W2049504176","https://openalex.org/W2050900502","https://openalex.org/W2058539177","https://openalex.org/W2102480477","https://openalex.org/W2119092821","https://openalex.org/W2144005128","https://openalex.org/W2158620667","https://openalex.org/W2165697076","https://openalex.org/W2169370030","https://openalex.org/W2321746411","https://openalex.org/W2331766458","https://openalex.org/W2418958843","https://openalex.org/W2528373198","https://openalex.org/W2555826082","https://openalex.org/W2621772158","https://openalex.org/W2624299682","https://openalex.org/W2626519144","https://openalex.org/W2725159389","https://openalex.org/W2760882153","https://openalex.org/W2809491099","https://openalex.org/W2884687835","https://openalex.org/W2896135073","https://openalex.org/W2904440456","https://openalex.org/W2910048917","https://openalex.org/W2953044030","https://openalex.org/W3033124768","https://openalex.org/W3042624570","https://openalex.org/W3101416431","https://openalex.org/W3193248473","https://openalex.org/W3213089855","https://openalex.org/W4226281516","https://openalex.org/W4238816702","https://openalex.org/W4239813889","https://openalex.org/W4253086812","https://openalex.org/W4253150581","https://openalex.org/W6659620804","https://openalex.org/W6683227110"],"related_works":["https://openalex.org/W1976244802","https://openalex.org/W4293430534","https://openalex.org/W2335743642","https://openalex.org/W1643962617","https://openalex.org/W4297812927","https://openalex.org/W4386903460","https://openalex.org/W2800412005","https://openalex.org/W2122646225","https://openalex.org/W2154976966","https://openalex.org/W2912837441"],"abstract_inverted_index":{"With":[0],"the":[1,10,19,22,67,72,93,107,121,154,184,198],"increasing":[2,36],"of":[3,21,38,103,158],"dynamic":[4],"random":[5],"access":[6,32,75,147,164],"memory\u2019s":[7],"(DRAM)":[8],"capacity,":[9],"refresh":[11,68,111,122,139],"operation":[12],"rapidly":[13],"becomes":[14],"a":[15,87,144,170,178],"major":[16],"concern":[17],"to":[18,91,187],"performance":[20,43,202],"current":[23],"computational":[24],"system.":[25,180],"Moreover,":[26,143],"conservative":[27],"timing":[28,76,80,101],"parameters":[29,102],"adopted":[30],"for":[31,82,131],"operations":[33],"make":[34],"an":[35,52,109,195],"amount":[37],"negative":[39],"impact":[40],"on":[41,74,106],"system":[42,172],"and":[44,56,70,98,112,124,140,162,173,203,208],"energy":[45,204],"efficiency.":[46],"In":[47],"this":[48],"article,":[49],"we":[50],"propose":[51],"in-situ":[53],"charge":[54,156],"detection":[55],"adaptive":[57,110,146],"data":[58],"restoration":[59,141],"DRAM":[60],"(CDAR-DRAM)":[61],"architecture,":[62],"which":[63,118,152],"can":[64],"dynamically":[65],"adjust":[66],"rate":[69,123],"relax":[71],"constraints":[73],"by":[77,206],"removing":[78],"pessimistic":[79],"margins":[81],"PVT":[83],"variations.":[84],"CDAR-DRAM":[85],"employs":[86],"low-cost":[88],"skewed-inverter-based":[89],"detector":[90],"monitor":[92],"bitline":[94],"voltage":[95,128],"in":[96,169,177,194],"runtime":[97,155],"estimate":[99],"real-time":[100],"cells.":[104],"Based":[105],"detector,":[108],"restore":[113],"scheme":[114,148,200],"(CDAR-ref)":[115],"is":[116,150],"presented,":[117,151],"progressively":[119],"reduces":[120,163],"partially":[125],"restores":[126],"cells\u2019":[127],"just":[129],"enough":[130],"cells":[132],"with":[133],"sufficient":[134],"charge,":[135],"thereby":[136],"optimizing":[137],"both":[138],"operations.":[142],"supplementary":[145],"(CDAR-acc)":[149],"detects":[153],"level":[157],"recently":[159],"accessed":[160],"rows":[161],"latency":[165],"aggressively,":[166],"benefitting":[167],"workloads":[168,176],"single-core":[171],"memory":[174],"nonintensive":[175],"multicore":[179],"CDAR\u2019s":[181],"flexibility":[182],"allows":[183],"two":[185],"schemes":[186],"be":[188],"combined.":[189],"The":[190],"evaluation":[191],"shows":[192],"that":[193],"eight-core":[196],"system,":[197],"combined":[199],"improves":[201],"efficiency":[205],"15.2%":[207],"22.6%,":[209],"respectively.":[210]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}