{"id":"https://openalex.org/W4315630789","doi":"https://doi.org/10.1109/tcad.2023.3236269","title":"GNN-Based Hierarchical Annotation for Analog Circuits","display_name":"GNN-Based Hierarchical Annotation for Analog Circuits","publication_year":2023,"publication_date":"2023-01-11","ids":{"openalex":"https://openalex.org/W4315630789","doi":"https://doi.org/10.1109/tcad.2023.3236269"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2023.3236269","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2023.3236269","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063963932","display_name":"Kishor Kunal","orcid":"https://orcid.org/0000-0003-3510-9850"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kishor Kunal","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"raw_orcid":"https://orcid.org/0000-0003-3510-9850","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006995274","display_name":"Tonmoy Dhar","orcid":"https://orcid.org/0000-0003-0980-9749"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tonmoy Dhar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063857392","display_name":"Meghna Madhusudan","orcid":"https://orcid.org/0000-0001-5101-2421"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Meghna Madhusudan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004779677","display_name":"Jitesh Poojary","orcid":"https://orcid.org/0000-0001-7548-9064"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jitesh Poojary","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"raw_orcid":"https://orcid.org/0000-0001-7548-9064","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100732194","display_name":"Arvind Sharma","orcid":"https://orcid.org/0000-0002-9250-9642"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arvind K. Sharma","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"raw_orcid":"https://orcid.org/0000-0002-9250-9642","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055673445","display_name":"Wenbin Xu","orcid":"https://orcid.org/0000-0001-5165-8556"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wenbin Xu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA"],"raw_orcid":"https://orcid.org/0000-0001-5165-8556","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053468539","display_name":"Steven M. Burns","orcid":"https://orcid.org/0000-0003-0248-5403"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven M. Burns","raw_affiliation_strings":["Strategic CAD Labs, Intel Labs, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Strategic CAD Labs, Intel Labs, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103246390","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0003-1157-7799"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiang Hu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059037025","display_name":"Ramesh Harjani","orcid":"https://orcid.org/0000-0001-7691-566X"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramesh Harjani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"raw_orcid":"https://orcid.org/0000-0001-7691-566X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068714995","display_name":"Sachin S. Sapatnekar","orcid":"https://orcid.org/0000-0002-5353-2364"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sachin S. Sapatnekar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"raw_orcid":"https://orcid.org/0000-0002-5353-2364","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5063963932"],"corresponding_institution_ids":["https://openalex.org/I130238516"],"apc_list":null,"apc_paid":null,"fwci":3.3455,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.92643951,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"42","issue":"9","first_page":"2801","last_page":"2814"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8652344942092896},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6681327223777771},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4720612168312073},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4652363359928131},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4575137495994568},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4498971998691559},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4182937741279602},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.41390877962112427},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.37597963213920593},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3601887822151184},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20032382011413574},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1834087371826172},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13568586111068726},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.13511589169502258}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8652344942092896},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6681327223777771},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4720612168312073},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4652363359928131},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4575137495994568},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4498971998691559},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4182937741279602},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.41390877962112427},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.37597963213920593},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3601887822151184},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20032382011413574},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1834087371826172},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13568586111068726},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13511589169502258},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2023.3236269","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2023.3236269","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","score":0.75,"id":"https://metadata.un.org/sdg/16"}],"awards":[{"id":"https://openalex.org/G2277698948","display_name":null,"funder_award_id":"N660011824048","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"}],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":47,"referenced_works":["https://openalex.org/W1533861849","https://openalex.org/W1566916904","https://openalex.org/W2001822849","https://openalex.org/W2011039300","https://openalex.org/W2019544124","https://openalex.org/W2020787948","https://openalex.org/W2046328375","https://openalex.org/W2059830086","https://openalex.org/W2097066086","https://openalex.org/W2103153585","https://openalex.org/W2121456807","https://openalex.org/W2142593600","https://openalex.org/W2146167262","https://openalex.org/W2147405597","https://openalex.org/W2156152281","https://openalex.org/W2346205343","https://openalex.org/W2381518922","https://openalex.org/W2604314403","https://openalex.org/W2789404248","https://openalex.org/W2885085956","https://openalex.org/W2899434164","https://openalex.org/W2906413107","https://openalex.org/W2964015378","https://openalex.org/W2964321699","https://openalex.org/W2985331920","https://openalex.org/W2998328510","https://openalex.org/W3013793321","https://openalex.org/W3035917840","https://openalex.org/W3036312847","https://openalex.org/W3091933103","https://openalex.org/W3108107800","https://openalex.org/W3112236443","https://openalex.org/W3127378783","https://openalex.org/W3128227371","https://openalex.org/W3133566374","https://openalex.org/W3186013690","https://openalex.org/W3213645510","https://openalex.org/W4213218418","https://openalex.org/W4293651439","https://openalex.org/W4294558607","https://openalex.org/W4297733535","https://openalex.org/W6631943919","https://openalex.org/W6720006811","https://openalex.org/W6726873649","https://openalex.org/W6738964360","https://openalex.org/W6744557953","https://openalex.org/W6757586295"],"related_works":["https://openalex.org/W2098869417","https://openalex.org/W2106223679","https://openalex.org/W2503215586","https://openalex.org/W4386694274","https://openalex.org/W2795180100","https://openalex.org/W3146543203","https://openalex.org/W2099346120","https://openalex.org/W2066877376","https://openalex.org/W4318224782","https://openalex.org/W4313341368"],"abstract_inverted_index":{"Analog":[0],"designs":[1],"consist":[2],"of":[3,15,22,41,49,58,86,102,105,124,140,153,158,179,200,210,216],"multiple":[4],"hierarchical":[5,50,88,173,190],"functional":[6,43,135,220],"blocks.":[7],"Each":[8],"block":[9],"can":[10,54],"be":[11],"built":[12],"using":[13,168],"one":[14],"several":[16],"design":[17,36,59,142,146],"topologies,":[18],"where":[19,144,155],"the":[20,39,47,68,84,87,99,141,156,177],"choice":[21],"topology":[23,85,162],"is":[24,37,70,127,163,194],"based":[25],"on":[26,83],"circuit":[27,64,134,161],"performance":[28],"requirements.":[29],"A":[30,122],"major":[31],"challenge":[32],"in":[33,38,117,160,234],"automating":[34],"analog":[35,201,217],"identification":[40,178],"these":[42],"blocks,":[44,221],"which":[45,187],"enables":[46,176],"creation":[48],"netlist":[51,131],"representations.":[52],"This":[53,192],"facilitate":[55],"a":[56,197,207,213],"variety":[57,123],"automation":[60],"tasks,":[61],"such":[62,77,182,222],"as":[63,78,183,223],"layout":[65,69,180],"optimization,":[66],"because":[67],"dictated":[71],"by":[72],"constraints":[73],"at":[74,137],"each":[75,106],"level,":[76],"symmetry":[79,184],"requirements,":[80],"that":[81],"depend":[82],"block.":[89,107],"Traditional":[90],"graph-based":[91,169],"methods":[92],"find":[93],"it":[94],"hard":[95],"to":[96,129],"automatically":[97],"identify":[98,130],"large":[100],"number":[101],"structural":[103],"variants":[104,147],"To":[108],"overcome":[109],"this":[110,112],"limitation,":[111],"article":[113],"leverages":[114],"recent":[115],"advances":[116],"graph":[118],"neural":[119],"networks":[120],"(GNNs).":[121],"GNN":[125],"strategies":[126],"used":[128],"elements":[132],"for":[133],"blocks":[136],"higher":[138],"levels":[139,152],"hierarchy,":[143,154],"numerous":[145],"are":[148,166],"possible.":[149],"At":[150],"lower":[151],"degrees":[157],"freedom":[159],"limited,":[164],"structures":[165],"identified":[167],"algorithms.":[170],"The":[171],"proposed":[172],"recognition":[174],"scheme":[175],"constraints,":[181],"and":[185,231],"matching,":[186],"enable":[188],"high-quality":[189],"layouts.":[191],"method":[193],"scalable":[195],"across":[196],"wide":[198,214],"range":[199,215],"designs.":[202],"An":[203],"experimental":[204],"evaluation":[205],"shows":[206],"high":[208],"degree":[209],"accuracy":[211],"over":[212],"designs,":[218],"identifying":[219],"low-noise":[224],"amplifiers,":[225,228],"operational":[226],"transconductance":[227],"mixers,":[229],"oscillators,":[230],"band-pass":[232],"filters,":[233],"larger":[235],"circuits.":[236]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":12},{"year":2024,"cited_by_count":9},{"year":2023,"cited_by_count":3}],"updated_date":"2026-05-30T09:04:40.226872","created_date":"2025-10-10T00:00:00"}