{"id":"https://openalex.org/W4313306340","doi":"https://doi.org/10.1109/tcad.2022.3233319","title":"Partially Specified Output Response for Reduced Fail Data Volume","display_name":"Partially Specified Output Response for Reduced Fail Data Volume","publication_year":2022,"publication_date":"2022-12-30","ids":{"openalex":"https://openalex.org/W4313306340","doi":"https://doi.org/10.1109/tcad.2022.3233319"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2022.3233319","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3233319","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032651920","display_name":"Irith Pomeranz","orcid":"https://orcid.org/0000-0002-5491-7282"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Irith Pomeranz","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5032651920"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":0.6812,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.68565047,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"42","issue":"9","first_page":"3123","last_page":"3127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/volume","display_name":"Volume (thermodynamics)","score":0.6839130520820618},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6616987586021423},{"id":"https://openalex.org/keywords/a-priori-and-a-posteriori","display_name":"A priori and a posteriori","score":0.5487051606178284},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5287266373634338},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.511282205581665},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3697268068790436},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3579045534133911},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1852545440196991},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06618377566337585}],"concepts":[{"id":"https://openalex.org/C20556612","wikidata":"https://www.wikidata.org/wiki/Q4469374","display_name":"Volume (thermodynamics)","level":2,"score":0.6839130520820618},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6616987586021423},{"id":"https://openalex.org/C75553542","wikidata":"https://www.wikidata.org/wiki/Q178161","display_name":"A priori and a posteriori","level":2,"score":0.5487051606178284},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5287266373634338},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.511282205581665},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3697268068790436},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3579045534133911},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1852545440196991},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06618377566337585},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2022.3233319","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3233319","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1510159504","https://openalex.org/W1864256460","https://openalex.org/W1974422688","https://openalex.org/W1981209220","https://openalex.org/W2031335280","https://openalex.org/W2045217056","https://openalex.org/W2051086162","https://openalex.org/W2112723826","https://openalex.org/W2117889864","https://openalex.org/W2129401784","https://openalex.org/W2131814033","https://openalex.org/W2138735239","https://openalex.org/W2144310218","https://openalex.org/W2144727130","https://openalex.org/W2149924310","https://openalex.org/W2167012192","https://openalex.org/W2408450234","https://openalex.org/W2615153200","https://openalex.org/W2626938262","https://openalex.org/W2909734121","https://openalex.org/W3088558990","https://openalex.org/W3119125446","https://openalex.org/W3146581747","https://openalex.org/W4237466351","https://openalex.org/W4243681061"],"related_works":["https://openalex.org/W4388311650","https://openalex.org/W1974056099","https://openalex.org/W4245343541","https://openalex.org/W2386077341","https://openalex.org/W563589758","https://openalex.org/W5922282","https://openalex.org/W2954004777","https://openalex.org/W2949638731","https://openalex.org/W2951102138","https://openalex.org/W4299447939"],"abstract_inverted_index":{"In":[0],"the":[1,20,26,33,39,68,84,108,114,139,142,157,171],"early":[2],"stages":[3],"of":[4,15,19,22,67,141],"yield":[5],"improvement,":[6],"a":[7,12,42,55,65,77,88,93,101,148],"faulty":[8,94,120,134],"unit":[9,95],"may":[10],"produce":[11],"large":[13],"volume":[14,117,160],"fail":[16,34,46,60,89,115,128,158,173],"data":[17,35,47,61,90,116,129,159],"because":[18],"presence":[21],"multiple":[23],"defects":[24],"in":[25],"functional":[27],"logic.":[28],"Earlier":[29],"solutions":[30],"that":[31,156],"address":[32],"collection":[36],"process":[37],"on":[38,83],"tester":[40],"make":[41],"decision":[43],"to":[44,154],"store":[45],"for":[48,64,92,119],"every":[49],"test":[50],"separately.":[51],"This":[52,72,124,136],"article":[53,137],"suggests":[54],"more":[56],"fine-grained":[57],"approach":[58],"where":[59],"is":[62,73,112,122,125,130,161,168],"collected":[63,118,131],"subset":[66],"tests":[69],"and":[70,86,150,164],"outputs.":[71],"represented":[74],"by":[75],"storing":[76,87],"partially":[78,143],"specified":[79,103,144],"fault-free":[80,104,109,145],"output":[81,105,110,146],"response":[82,111,147],"tester,":[85],"entry":[91],"only":[96],"when":[97],"it":[98],"conflicts":[99],"with":[100,170],"fully":[102],"value.":[106],"Although":[107],"larger,":[113],"units":[121],"reduced.":[123],"important":[126],"since":[127],"over":[132],"many":[133],"units.":[135],"considers":[138],"selection":[140],"priori":[149],"presents":[151],"experimental":[152],"results":[153],"demonstrate":[155],"reduced":[162,172],"significantly,":[163],"accurate":[165],"logic":[166],"diagnosis":[167],"possible":[169],"data.":[174]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}