{"id":"https://openalex.org/W4295788783","doi":"https://doi.org/10.1109/tcad.2022.3206732","title":"Burst Automaton: Framework for Speed-Independent Synthesis Using Burst-Mode Specifications","display_name":"Burst Automaton: Framework for Speed-Independent Synthesis Using Burst-Mode Specifications","publication_year":2022,"publication_date":"2022-09-14","ids":{"openalex":"https://openalex.org/W4295788783","doi":"https://doi.org/10.1109/tcad.2022.3206732"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2022.3206732","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3206732","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013181712","display_name":"Alex Chan","orcid":"https://orcid.org/0000-0001-7617-1066"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Alex Chan","raw_affiliation_strings":["School of Engineering, Newcastle University, Newcastle upon Tyne, U.K"],"raw_orcid":"https://orcid.org/0000-0001-7617-1066","affiliations":[{"raw_affiliation_string":"School of Engineering, Newcastle University, Newcastle upon Tyne, U.K","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015272875","display_name":"Danil Sokolov","orcid":"https://orcid.org/0000-0002-4030-0089"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Danil Sokolov","raw_affiliation_strings":["Dialog Semiconductor, Swindon, U.K"],"raw_orcid":"https://orcid.org/0000-0002-4030-0089","affiliations":[{"raw_affiliation_string":"Dialog Semiconductor, Swindon, U.K","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008744860","display_name":"Victor Khomenko","orcid":"https://orcid.org/0000-0001-6422-2006"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Victor Khomenko","raw_affiliation_strings":["School of Engineering, Newcastle University, Newcastle upon Tyne, U.K"],"raw_orcid":"https://orcid.org/0000-0001-6422-2006","affiliations":[{"raw_affiliation_string":"School of Engineering, Newcastle University, Newcastle upon Tyne, U.K","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032944659","display_name":"David G. Lloyd","orcid":"https://orcid.org/0000-0002-0824-9682"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"David Lloyd","raw_affiliation_strings":["Dialog Semiconductor, Swindon, U.K"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dialog Semiconductor, Swindon, U.K","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029446985","display_name":"Alex Yakovlev","orcid":"https://orcid.org/0000-0003-0826-9330"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Alex Yakovlev","raw_affiliation_strings":["School of Engineering, Newcastle University, Newcastle upon Tyne, U.K"],"raw_orcid":"https://orcid.org/0000-0003-0826-9330","affiliations":[{"raw_affiliation_string":"School of Engineering, Newcastle University, Newcastle upon Tyne, U.K","institution_ids":["https://openalex.org/I84884186"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5013181712"],"corresponding_institution_ids":["https://openalex.org/I84884186"],"apc_list":null,"apc_paid":null,"fwci":0.3534,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.55712991,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"42","issue":"5","first_page":"1560","last_page":"1573"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7344250679016113},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6772764325141907},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.6553254723548889},{"id":"https://openalex.org/keywords/nondeterministic-algorithm","display_name":"Nondeterministic algorithm","score":0.4492906928062439},{"id":"https://openalex.org/keywords/automaton","display_name":"Automaton","score":0.437706857919693},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.42263007164001465},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.4208073914051056},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.40324392914772034},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.40186822414398193},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.21561548113822937},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.13224640488624573},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.1310020089149475},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.09748086333274841}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7344250679016113},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6772764325141907},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.6553254723548889},{"id":"https://openalex.org/C176181172","wikidata":"https://www.wikidata.org/wiki/Q3490301","display_name":"Nondeterministic algorithm","level":2,"score":0.4492906928062439},{"id":"https://openalex.org/C112505250","wikidata":"https://www.wikidata.org/wiki/Q787116","display_name":"Automaton","level":2,"score":0.437706857919693},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.42263007164001465},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.4208073914051056},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40324392914772034},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.40186822414398193},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.21561548113822937},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.13224640488624573},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.1310020089149475},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.09748086333274841},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcad.2022.3206732","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2022.3206732","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},{"id":"pmh:oai:eprints.ncl.ac.uk:285053","is_oa":false,"landing_page_url":"https://eprints.ncl.ac.uk/285053","pdf_url":null,"source":{"id":"https://openalex.org/S4306402485","display_name":"Newcastle University ePrints (Newcastle Univesity)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I84884186","host_organization_name":"Newcastle University","host_organization_lineage":["https://openalex.org/I84884186"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4664232982","display_name":"STRATA; Layers for Structuring Trustworthy Ambient Systems","funder_award_id":"EP/N023641/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G6143952702","display_name":null,"funder_award_id":"EP/L025507/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G732396245","display_name":null,"funder_award_id":"EP/N023641/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W258022877","https://openalex.org/W1491226430","https://openalex.org/W1554812212","https://openalex.org/W1589421353","https://openalex.org/W1996109622","https://openalex.org/W2021539852","https://openalex.org/W2029005287","https://openalex.org/W2058948603","https://openalex.org/W2064695542","https://openalex.org/W2095593696","https://openalex.org/W2105761964","https://openalex.org/W2127352643","https://openalex.org/W2153257335","https://openalex.org/W2159784563","https://openalex.org/W2160823654","https://openalex.org/W2487142227","https://openalex.org/W2529330840","https://openalex.org/W2892637521","https://openalex.org/W2921091353","https://openalex.org/W2926260636","https://openalex.org/W3183987661","https://openalex.org/W4233696462","https://openalex.org/W4245993327","https://openalex.org/W4285167247","https://openalex.org/W4298011152","https://openalex.org/W4308095142","https://openalex.org/W6629326351","https://openalex.org/W6633282629","https://openalex.org/W6678876704","https://openalex.org/W6683394555","https://openalex.org/W6891754764","https://openalex.org/W7062389935"],"related_works":["https://openalex.org/W2133697637","https://openalex.org/W4253571630","https://openalex.org/W2152379264","https://openalex.org/W2837991191","https://openalex.org/W1873898332","https://openalex.org/W2741423451","https://openalex.org/W1840948097","https://openalex.org/W1824785536","https://openalex.org/W2074070192","https://openalex.org/W1546526613"],"abstract_inverted_index":{"Burst-mode":[0],"(BM)":[1],"formalism":[2],"is":[3,107,115,128,142,166,199],"a":[4,82,143,241],"variant":[5],"of":[6,29,85,146],"an":[7,167,236],"asynchronous":[8,24,162],"finite-state":[9],"machine":[10],"(FSM)":[11],"that":[12,65,127,165,180],"operates":[13],"in":[14,44,68,230,244],"\u201cBM\u201d":[15],"timing":[16],"assumption":[17],"and":[18,73,93,131,148,153,169,210,232,240],"offers":[19],"simple":[20],"entry":[21],"into":[22,212],"the":[23,122,187,196,245],"circuit":[25],"design.":[26],"However,":[27],"some":[28,45,69],"BM\u2019s":[30,49,138],"well-formedness":[31,139],"properties,":[32],"while":[33],"useful":[34],"for":[35,208,220],"implementing":[36],"BM":[37,57],"specifications":[38,64],"as":[39],"circuits,":[40,218],"are":[41,66,80],"rather":[42],"restrictive":[43],"important":[46],"contexts,":[47],"e.g.,":[48],"maximal":[50],"set":[51],"property":[52],"(or":[53],"its":[54,161],"analog,":[55],"extended":[56],"(XBM)":[58],"formalism\u2019s":[59],"distinguishability":[60],"constraint)":[61],"forbids":[62],"nondeterministic":[63],"inherent":[67],"design":[70],"approaches,":[71],"input":[72],"output":[74],"bursts":[75],"must":[76],"alternate":[77],"meaning":[78],"BMs":[79,94],"not":[81],"proper":[83,144],"extension":[84,145],"FSMs":[86,100],"with":[87,102,222],"arcs":[88],"labeled":[89],"by":[90,136],"single":[91],"events,":[92],"cannot":[95],"express":[96,150],"input-output":[97,151],"concurrency":[98,152],"whereas":[99,195],"can":[101,149,204],"interleaving.":[103],"The":[104,201,225],"latter":[105,197],"limitation":[106],"particularly":[108],"problematic":[109],"when":[110],"interoperability":[111],"between":[112],"several":[113],"formalisms":[114],"desirable.":[116],"In":[117],"this":[118],"article,":[119],"we":[120],"propose":[121],"burst":[123],"automation":[124],"(BA)":[125],"model":[126],"more":[129],"powerful":[130],"yet":[132],"simpler":[133],"than":[134],"BM,":[135],"relaxing":[137],"properties.":[140],"BA":[141],"FSMs,":[147],"nondeterminism.":[154],"We":[155],"define":[156],"BA\u2019s":[157],"interleaving":[158],"semantics":[159],"via":[160],"reachability":[163],"graph":[164],"FSM,":[168],"develop":[170],"three":[171],"translations":[172,191],"from":[173],"BAs":[174],"to":[175],"signal":[176],"transition":[177],"graphs":[178],"(STGs)":[179],"preserve":[181],"strong":[182],"bisimulation,":[183,185],"weak":[184],"or":[186,215,219],"language.":[188],"Former":[189],"two":[190],"may":[192],"be":[193,206],"exponential,":[194],"translation":[198],"linear.":[200],"resulting":[202],"STG":[203],"then":[205],"used":[207],"verification":[209],"synthesis":[211,238],"speed-independent":[213],"(SI)":[214],"quasi-delay-insensitive":[216],"(QDI)":[217],"composition":[221],"other":[223],"STGs.":[224],"proposed":[226],"workflow":[227],"was":[228],"implemented":[229],"Workcraft,":[231],"experimental":[233],"results":[234],"show":[235],"improved":[237],"rate":[239],"significant":[242],"reduction":[243],"literal":[246],"count.":[247]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
